

# Semiconductors and integrated circuits

Part 6 April 1974

**Digital Integrated Circuits** 

DTL, CML, MOS



## SEMICONDUCTORS AND INTEGRATED CIRCUITS

Part 6 April 1974

General		
DTL	FC family	
CML	GX family	
MOS	FD family	
MOS	FE family	5 2 5 2 

Argentina FAPESA I.y.C. Av. Crovara 2550 Tel. 652-7438/7478 BUENOS AIRES

Australia

Philips Industries Ltd. Elcoma Division 67-71 Mars Road Tel. 42 1261 LANE COVE, 2066, N.S.W.

Österreichische Philips Bauelemente Industrie G.m.b.H. Zieglergasse 6 Tel. 93 26 22 A1072 VIENNA

Belgium

M.B.L.E 80, rue des Deux Gares Tel. 23 00 00 1070 BRUSSELS

IBRAPE S.A. Av. Paulista 2073-S/Loia Tel. 278-1111 SAO PAULO, SP.

Canada

Philips Electron Devices 116 Vanderhoof Ave. Tel. 425-5161 TORONTO 17, Ontario

Philips Chilena S.A. Av. Santa Maria 0760 Tel. 39-40 01 SANTIAGO

Colombia

SADAPE S.A. Calle 19, No. 5-51 Tel. 422-175 BOGOTA D.E. I

Denmark

Miniwatt A/S Emdrupvej 115A Tel. (01) 69 16 22 DK-2400 KØBENHAVN NV

Oy Philips Ab Elcoma Division Kaivokatu 8 Tel. 1 72 71 SF-00100 HELSINKI 10

France RTC

La Radiotechnique-Compelec 130 Avenue Ledru Rollin Tel. 357-69-30 PARIS 1

Germany

Valvo G.m.b.H. Valvo Haus Burchardstrasse 19 Tel. (0411) 3296-1 2 HAMBURG 1

Greece

Philips S.A. Hellénique Elcoma Division 52, Av. Syngrou Tel. 915 311 ATHENS

Hong Kong Philips Hong Kong Ltd. Components Dept. (Kowloon Branch) Din Wai Industrial Building, 11th Floor 49 Hoi Yuen Road, Kwun Tong Tel. K-42 82 05-8 HONG KONG

INBELEC Div. of Philips India Ltd. Band Box House 254-D, Dr. Annie Besant Road Tel. 457 311 to 15 Prabhadevi, BOMBAY-25-DD

Indonesia

P.T. Philips-Ralin Electronics Elcoma Division Djalan Gadjah Mada 18 Tel. 44 163 DJAKARTA

Ireland

Philips Electrical (Ireland) Ltd. Newstead, Clonskeagh Tel. 69 33 55 DUBLIN 14

Italy

Philips S.p.A. Sezione Elcoma Piazza IV Novembre 3 Tel. 69 94 MILANO

NIHON PHILIPS 32nd Fl., World Trade Center Bldg. 5, 3-chome, Shiba Hamamatsu-cho Minato-ku Tel. (435) 5204-5 TOKYO

Electrónica S.A. de C.V. Varsovia No. 36 Tel. 5-33-11-80 MEXICO 6, D.F.

Netherlands

Philips Nederland B.V. Afd. Elonco Boschdijk 525 Tel. (040) 79 33 33 EINDHOVEN

New Zealand

EDAC Ltd. 70-72 Kingsford Smith Street Tel. 873 159 WELLINGTON

Electronica A.S. Middelthunsgate 27 Tel. 46 39 70 OSLO 3

Peru

CADESA Jr. Ilo, No. 216 Appartado 10132 Tel. 27 7317 LIMA

Philippines

Philips Industrial Dev. Inc. 2246 Pasong Tamo Street Tel. 88-94-53 (to 56) MAKATI-RIZAL

Portugal

Philips Portuguesa S.A.R.L. Av. Eng. Duharte Pacheco 6 Tel. 68 31 21 LISBOA 1

Philips Singapore Private Ltd. 8th Floor, International Building 360 Orchard Road Tel. 37 22 11 (10 lines) SINGAPORE-9

South Africa EDAC (Pty.) Ltd. South Park Lane

New Doornfontein Tel. 24/6701-2 JOHANNESBURG

COPRESA S.A. Balmes 22 Tel. 232 66 80 BARCELONA 7

Sweden

ELCOMA A.B. Lidingövägen 50 Tel. 08/67 97 80 10250 STOCKHOLM 27

Switzerland Philips A.G. Edenstrasse 20

Tel. 01/44 22 11 CH-8027 ZUERICH

Taiwan

Philips Taiwan Ltd.
San Min Building, 3rd Fl.
57-1, Chung Shan N. Road Section 2 P.O. Box 22978 Tel. 553101-5 TAIPEI

Turkey
Türk Philips Ticaret A.S. **EMET Department** Gümüssuyu Cad. 78-80 Tel. 45.32.50 Beyoglü, ISTANBUL

United Kingdom Mullard Ltd.

Mullard House Torrington Place Tel. 01-580 6633 LONDON WC1E 7HD

United States

North American Philips Electronic Component Corp. 230, Duffy Avenue Tel. (516) 931-6200 HICKSVILLE, N.Y. 11802

Uruguay Luzilectron S.A.

Rondeau 1567, piso 5 Tel. 9 43 21 MONTEVIDEO

Venezuela

C.A. Philips Venezolana Elcoma Department Av. Principal de los Ruices Edif. Centro Colgate Apartado 1167 Tel. 36.05.11 CARACAS

## DATA HANDBOOK SYSTEM

Our Data Handbook System is a comprehensive source of information on electronic components, subassemblies and materials; it is made up of three series of handbooks each comprising several parts.

ELECTRON TUBES

SEMICONDUCTORS AND INTEGRATED CIRCUITS

RED

COMPONENTS AND MATERIALS

GREEN

The several parts contain all pertinent data available at the time of publication, and each is revised and reissued periodically.

Where ratings or specifications differ from those published in the preceding edition they are pointed out by arrows. Where application information is given it is advisory and does not form part of the product specification.

If you need confirmation that the published data about any of our products are the latest available, please contact our representative. He is at your service and will be glad to answer your inquiries.

This information is furnished for guidance, and with no guarantee as to its accuracy or completeness; its publication conveys no licence under any patent or other right, nor does the publisher assume liability for any consequence of its use; specifications and availability of goods mentioned in it are subject to change without notice; it is not to be reproduced in any way, in whole or in part without the written consent of the publisher.

## **ELECTRON TUBES (BLUE SERIES)**

This series consists of the following parts, issued on the dates indicated.

Part 1a Transmitting tubes for communications

**April 1973** 

and Tubes for r.f. heating

Types PB2/500 + TBW15/125

Part 1b Transmitting tubes for communication

May 1973

Tubes for r.f. heating

Amplifier circuit assemblies

Part 2 Microwave products

August 1973

Communication magnetrons
Magnetrons for micro-wave heating

Klystrons

Traveling-wave tubes

Diodes
Triodes
T-R Switches

Microwave Semiconductor devices

Isolators Circulators

Part 3 Special Quality tubes;

Miscellaneous devices

March 1972

Part 4 Receiving tubes

September 1973

Part 5a Cathode-ray tubes

November 1973

Part 5b Camera tubes; Image intensifier tubes

December 1973

Part 6 Products for nuclear technology

January 1974

**Photodiodes** 

Photomultiplier tubes Channel electron multipliers Geiger-Mueller tubes Neutron tubes Photo diodes

Part 7 Gas-filled tubes

February 1974

Voltage stabilizing and reference tubes Counter, selector, and indicator tubes Trigger tubes Switching diodes

Thyratrons Ignitrons Industrial rectifying tubes High-voltage rectifying tubes

Part 8 T.V. Picture tubes

November 1972

## SEMICONDUCTORS AND INTEGRATED CIRCUITS (RED SERIES)

This series consists of the following parts, issued on the dates indicated.

## Part la Rectifier diodes and thyristors

December 1972

Rectifier diodes Voltage regulator diodes Transient suppressor diodes

Thyristors, diacs, triacs Ignistors Rectifier stacks

## Part 1b Diodes

December 1972

Small signal germanium diodes Small signal silicon diodes Special diodes Voltage regulator diodes Voltage reference diodes Tuner diodes

Part 2 Low frequency and deflection transistors

January 1973

Part 3 High frequency and switching transistors

February 1973

Part 4a Special semiconductors

March 1973

Transmitting transistors Microwave devices Field effect transistors

Dual transistors
Microminiature dévices for
thick- and thin-film circuits

## Part 4b Devices for opto-electronics

March 1973

Photosensitive diodes and transistors Light emitting diodes Infra-red sensitive devices

Photocouplers
Photoconductive devices

Part 5 Linear integrated circuits

July 1973

Part 6 Digital integrated circuits

April 1974

DTL (FC family) CML (GX family)

MOS (FD family)
MOS (FE family)

## COMPONENTS AND MATERIALS (GREEN SERIES)

These series consists of the following parts, issued on the dates indicated.

## Part 1 Circuit Blocks, Input/Output Devices,

January 197

April 197

**June 197** 

## Electro-mechanical Components, Peripheral Devices

Circuit blocks 40-Series and CSA70 Counter modules 50-Series Norbits 60-Series, 61-Series Circuit blocks 90-Series Input/output devices Electro-mechanical components Peripheral devices

## Part 2 Resistors, Capacitors

Electrolytic capacitors
Paper capacitors and film capacitors
Ceramic capacitors
Variable capacitors

Fixed resistors Variable resistors Non-linear resistors (VDR, LDR, NTC, PTC)

## Part 3 Radio, Audio, Television

FM tuners Loudspeakers Television tuners, aerial input assemblies Components for black and white TV Components for colour television Deflection assemblies for camera tubes

Ferroxcube transformer cores

## Part 4a Soft ferrites

October 197
Ferroxcube potcores and square cores

Ferrites for radio, audio and television Small coils

Part 4b Piezoelectric Ceramics, Permanent magnet materials October 197

## Part 5 Ferrite core memory products 1)

January 197

Ferroxcube memory cores Matrix planes and stacks

Core memory systems

#### Part 6 Electric Motors and Accessories

March 197

Small synchronous motors Stepper motors Miniature direct current motors

#### Part 7 Circuit Blocks

September 197

Circuit blocks 100 kHz -Series Circuit blocks-1-Series Circuit blocks 10-Series Circuit blocks for ferrite core memory drive

<sup>1) 4</sup> Chapters of our former Part 5 (August 1972) are no longer included: chapter "Magnetic heads" has been withdrawn, chapters "Quartz crystal units" and "Variable mains transformers" are published as separate booklets, chapter "Microwave devices" has been transferred to the blue Handbook Series "Electron tubes" Part 2.

## General

Preface
Type designation
Package outlines
Handling MOS devices
Graphical symbols
Ratings
Letter symbols



## PREFACE TO DATA OF INTEGRATED CIRCUITS

## 1. General

The published data comprise particulars needed by designers of equipment in which integrated circuits are to be incorporated, and criteria on which to base acceptance testing of such circuits. For ease of reference, the data on each circuit are grouped according to the several headings discussed below.

The limiting values quoted under the headings Characteristics and Package Outline may be taken as references for acceptance testing.

Values cited as typical are given for information only.

For an explanation of the type designation code, see the section Type Designation. For an explanation of the letter symbols used in designating terminals and performance of integrated circuits, and the electrical and logic quantities pertaining to them, see the section Letter Symbols.

## 2. Quick Reference Data

The main properties of the integrated circuit summarized for quick reference

## 3. Ratings

Ratings are limits beyond which the serviceability of the integrated circuit may be impaired. The ratings given here are in accordance with the Absolute Maximum System as defined in publication no. 134 of the International Electrical Commission; for further details see item 2 of the section Rating Systems.

If a circuit is used under the conditions set forthin the sections Characteristics and Additional System Design Data, its operation within the ratings is ensured.

## 4. Circuit diagram

Circuit diagrams and logic symbols are given to illustrate the circuit function. The diagrams show only essential elements, parasitic elements due to the method of manufacture normally being omitted. The manufacturer reserves the right to make minor changes to improve manufacturability.

## 5. System Design Data and Additional System Design Data

System Design Data normally derived from the Characteristics and based on worst-case assumptions as to temperature, loading and supply voltage, are quoted for the guidance of equipment designers. Supplementary information derived from measurements on large production samples may be given under Additional System Design Data.

October 1968



### 6. Application information

Under this heading, practical circuit connections and the resulting performance are described. Care has been taken to ensure the accuracy and completeness of the information given, but no liability therefor is assumed, nor is licence under any patent implied.

#### 7. Characteristics

Characteristics are measurable properties of the integrated circuit described. Under a specific set of test conditions compliance with limit values given under this heading establishes the specified performance of the circuit; this can be used as a criterion for acceptance testing.

Values cited as typical are given for information only and are not subject to any form of guarantee.

## 8. Logic symbols (digital circuits)

Graphical logic symbols accord with MIL standard 806B.

Supplementary drawings correlate logic functions with pin locations as a help to laying out printed circuit boards.

### 9. Outline drawing and pin 1 identification

Dimensional drawings indicate the pin numbering of circuit packages.

Dual in-line packages have a notch at one end to identify pin 1.

Take care not to mistake adventitious moulding marks for the pin 1 identification. Flat packs identify pin 1 by a small projection on the pin itself and/or by a dot on the body of the package.

Metal can encapsulations identify pin 1 by a tab on the rim of the can.

## PRO ELECTRON TYPE DESIGNATION CODE

The type number consists of three letters followed by a four digit serial number (sometimes augmented by a version letter).

#### First two letters:

Family circuits

The first two letters identify the family.

Solitary circuits

The first letter identifies the circuit as:

S-digital

T-analogue

 $U\text{-}mixed\ analogue/digital}$ 

The second letter has no special significance.

The third letter indicates the operating ambient temperature range or another significant characteristic. Letters B to F stand for the following temperature ranges:  $^{1}$ )

B:  $0 \text{ to } +70 \text{ }^{\circ}\text{C}$ 

C:  $-55 \text{ to } +125 \, {}^{\circ}\text{C}$ 

D: -25 to +70 °C E: -25 to +85 °C

E: -25 to +85 °C F: -40 to +85 °C

When no temperature range is specified, the third letter is A. Other third letters identify special family versions or treatments (e.g. radiation hardened).

The <u>serial number</u> following the three letters may be either a 4-digit number or a proprietary type designation comprising a combination of letters and digits. Proprietary type designations consisting of less than 4 characters are extended to 4 by putting zeros (0) before them.

<sup>1)</sup> If a circuit is published for a wider temperature range, but does not qualify for another classification, the letter designating the nearest narrower temperature range is used.







## Package outlines

## 14 LEAD PLASTIC DUAL IN-LINE (type A)

Dimensions in mm





top view

- A) Centre-lines of all leads are within ± 0.127 mm of the nominal positons shown: in the worst case, the spacing between any two leads may, deviate from nominal by ±0.254 mm.
- B) Lead spacing tolerances apply from seating plane to the line indicated.

#### SOLDERING

#### 1. By hand

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below  $300~^{\circ}\text{C}$  it must not be in contact for more than 10~seconds: if between  $300~^{\circ}\text{C}$  and  $400~^{\circ}\text{C}$ , for not more than 5~seconds.

## 2. By dip or wave

260 °C is the maximum allowable temperature of the solder; it must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.


The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the allowable limit.


## 3. Repairing soldered joints


The same precautions and limits apply as in (1) above.

## 16 LEAD PLASTIC DUAL IN-LINE (type A)

Dimensions in mm







- A) Centre-lines of all leads are within  $\pm 0,127$  mm of the nominal positions shown; in the worst case, the spacing between any two leads may deviate from nominal by  $\pm 0,254$  mm.
- B) Lead spacing tolerances apply from seating plane to the line indicated

top view

#### SOLDERING

#### 1. By hand

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300  $^{\rm O}{\rm C}$  it must not be in contact for more than 10 seconds: if between 300  $^{\rm O}{\rm C}$  and 400  $^{\rm O}{\rm C}$ , for not more than 5 seconds.

### 2. By dip or wave

 $260\,^{\circ}$ C is the maximum allowable temperature of the solder; it must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the allowable limit.


#### 3. Repairing soldered joints


The same precautions and limits apply as in (1) above.


=

## 24 LEAD PLASTIC DUAL IN-LINE

Dimensions in mm








- A) Centre-lines of all leads are within ±0, 127 mm of the nominal positions shown; in the worst case, the spacing between any two leads may deviate from nominal by ±0,254 mm.
- B) Lead spacing tolerances apply from seating plane to the line indicated
- \*) Pin 1 position may be identified by the presence of:
  -a, b or c, or
  -b and c

## 16 LEAD CERAMIC DUAL IN-LINE

Dimensions in mm





#### Notes


- 1. Leads are given positive misalignment so that they grip after insertion.
- 2. Leads are Ni-Fe, pure tin plated.

## 24 LEAD CERAMIC DUAL IN-LINE

Dimensions in mm









#### Notes

- 1. Leads on opposite sides are designed to fit in holes 15,24 mm apart. They are given positive misalignment so that they grip after insertion.
- 2. Leads are gold plated Kovar.

## 14 LEAD METAL-CERAMIC DUAL IN-LINE

Dimensions in mm







- 1. Leads on opposite sides are designed to fit in holes  $7.62\,\mathrm{mm}$  apart. They are given positive misaligment so that they grip after insertion.
- 2. Pin 1 is normally marked by a dot.




## 24 LEAD METAL-CERAMIC DUAL IN-LINE

Dimensions in mm








#### Notes

- 1. Leads on opposite sides are designed to fit in holes 15,24 mm apart.
- 2. Pin 1 is marked by a notch and connected to the metal lid on the bottom of the package.



## **TO-100 METAL ENVELOPE**

Dimensions in mm





## Measures to be taken when handling MOS devices

Though all our MOS integrated circuits incorporate protection against electrostatic discharges, they can nevertheless be damaged by accidental overvoltages. In storing and handling them, the following precautions should be observed.

- Store and transport the circuits in carriers that either short-circuit all leads or insulate all leads from external contact.
- 2. Work on a conductive surface (e.g. a metal table top) when testing the circuits or transferring them from one carrier to another. Flectrically connect the person doing the testing or handling to the conductive surface, as by a metal bracelet and a conductive cord or chain. Also connect all testing and handling equipment to the surface.
- 3. Mount MOS integrated circuits on printed circuit boards after all other components have been mounted. Take care that the circuits themselves, metal parts of the board, mounting tools, and the person doing the mounting are kept at the same electric potential (earth).
  If it is impossible to earth the printed circuit board, the person mounting the circuits should touch the board before bringing a MOS circuit into contact with it.
  - The soldering iron or bath should also be kept at the same potential as the MOS circuit and the board.
- Avoid building up electrostatic charges through movement of air over non-conductive material (plastics, ceramics). Acid sinks and test ovens call for special precautions in this regard.

Beware of voltage surges due to:

- switching electrical equipment on or off
- relays

November 1971

- a.c. lines.
- 5. If possible, dress personnel in anti-static clothing (no wool, silk, or synthetic fibres).
- N.B. Points 2 and 3 call for special attention to personnel safety.





# =

## **GATE SYMBOLS**

Symbols taken from MIL-STD-806B published 26-2-1962 together with the explanation given in the MIL-STD are framed (the number in brackets refers to the section of the MIL-STD from which the extract has been made). Other symbols and explanations are unframed.

## A. LOGIC SYMBOLS (5 partial)\*)

**AND** The symbol shown below represents the AND function (5.1).

input output

**OR** The symbol shown below represents the OR function (5.2).

input output side

**EXCLUSIVE-OR** The symbol shown below represents the Exclusive-OR function (5.6).

input output side

**STATE INDICATOR** (Active) (5.3). The presence of the small circle symbol at the input(s) or output(s) of a function indicates:

- (a) Input Condition. The electrical condition at the input terminal(s) which control the active state of the respective function.
- (b) Output Condition. The electrical condition existing at the output terminal(s) of an activated function.



- (5.3.1) A small circle(s) at the input(s) to any element (logical or non-logical) indicates that the relatively LOW (L) input signal activates the function. Conversely, the absence of a small circle indicates that the relatively HIGH (H) input signal activates the function.
- (5.3.2) A small circle at the symbol output indicates that the output terminal of the activated function is relatively LOW (L), the absence indicates that the output terminal is relatively HIGH (H).

This small circle shall never be drawn by itself on a diagram.

On pages 4 and 5 the terms HIGH and LOW and the translation of logic notations "0" and "1" into HIGH and LOW will be elucidated.

<sup>\*)</sup> See appendix for drawing dimensions.

gates

## **EXAMPLES**

**AND** (5.1.1)

A B X L Η

The output is HIGH if and only if all inputs are HIGH.

L L L Η L

 $H \mid H$ 

(5.4)



Α	В	X
L	L	Н
Η	L	Н
L	Н	Н
н	н	т

The output is LOW if and only if all inputs are HIGH

OR (5.2.1)

A B I L Η Н


The output is HIGH if and only if any one or more of the inputs are HIGH.

(5.5)



The output is LOW if and only if any one or more of the inputs are HIGH.

EXCLUSIVE -OR (5.6.1)



The output is HIGH if and only if any one input is HIGH and all other inputs are LOW.

L L L Н



Α	В	X
L	L	Н
Н	L	L
L	Н	L
н	Н	Н

The output is LOW if and only if any one input is HIGH and all other inputs are LOW.

Table I, (5.7) of MIL-STD-806B, shows two-input AND and OR gate symbols with all the possible combinations of terminals with or without state indicator. It will be noted that the AND-gate symbol in the 1st column has the same function table as the OR-gate symbol in the 2nd column.

Table I

AND	AND OR	
A	A — O — X	A B X H H H H L L L H L L L L
^ <b>—</b> —×	^ <b>→ → → ×</b>	H H L H L L L H H L L L
^×	A — O — x	H H L H L H L H L L L L
<b>^</b> =\$□-×	See note 1	H H L H L L L H L L L H
A—⊖ 8—⊖ 0—>	Åx	H H H H L H L H H L L L
A—————×	A -0 x	H H H H L L L H H L L H
^ <b>—</b>	å → X	H H H H L H L H L L L H
See note 2	å <b>– √</b> – x	H H L H L H L H H L L H

Note 1. In literature often described as NOR.

Note 2. In literature often described as NAND.


Although the MIL-STD-806B does not use the expression NAND and NOR they are referred to becaused these terms are commonly used.

gates

**=** 

Although MIL-STD-806B shows the EXCLUSIVE-OR symbol only without state indicator, for the sake of completeness Table II shows it with all the possible combinations of terminals with or without state indicator. It will be noted from the table that one function table (3rd column) is applicable to four symbols.

Table II



Note 3. In literature described as BINARY COMPARATOR

## HIGH AND LOW

The terms relatively HIGH and relatively LOW are explained with reference to the following three examples

It can be seen that the more positive voltage is termed relatively HIGH and the less positive is termed relatively LOW. These terms are abbreviated to HIGH (H) and LOW (L) respectively and are used throughout MIL-STD-806B.

### LOGICAL "1" AND "0"

In deviation from MIL-STD-806B Appendix B, which for the sake of fully general systems applicability (page 17, fig.5) refrains from establishing any fixed relations between "active-nonactive" and "logical 0-1", we have in the following rules chosen to relate "active" to "1" and "non-active" to "0", as being most suitable when regarding each gate function separately.

- "0" at the input always symbolizes the non-activating signal or, at the output, the signal from a non-activated gate;
- "1" at the input always symbolizes the activating signal or, at the output, the signal from an activated gate. (The expression activated does not mean that current must flow at the respective terminal(s) but refers to the influence of inputs upon the output(s) of the respective gates.)

The translation from the logic notation into the electrical levels HIGH and LOW is explained with the aid of two examples, one without state indicators and one with. In each case a two-input AND gate truth table is drawn up, and a function table corresponding to the symbol is given so that a direct comparison can be made.

For inputs or outputs	without state indicator	with state indicator
	Logic 1 = HIGH (H)	Logic 1 = LOW (L)
	Logic 0 = LOW(L)	Logic 0 = HIGH (H)

#### **EXAMPLE**

Truth Table		Symbol	Function Table		
Inputs A B	Output X		Inpu A	nts B	Output X
0 0	0		L	L	L
1, 0	0	^- <del></del>	Н	L	L
0 1	0		L	Н	L
1 1	l		Н	Н	Н

Inp	uts	Output		Inp	uts	Output
A	В	X		Α	В	X
0	0	0		Н	L	Н
l	0	0	× — (	L	L	Н
()	l	0		Н	Н	Н
1	1	1		L	Н	L

## **B. DRAWING PRACTICE**

Any of the symbols from Tables I and II may be used in diagrams, bearing in mind the following general rule.

Every signal line shall preferably have at each end

either a state indicator circle,

or no state indicator circle.

An example showing how compliance with this rule can be achieved is given in the following sketch.



A further advantage of drawing the symbol of gate 3 as in fig. 2 is that it is more apparent that it behaves as an OR function than when drawn as in fig. 1 (cf. table I).

When state indicators are not used no more than four input lines should be drawn at the input side of the symbol (see fig. 3).

When state indicators are used no more than three input lines should be drawn at the input side (see fig. 4).

Following these rules will help to avoid unnecessary crowding of lines in the drawing. When more input lines are needed the input side of the symbol can be extended in any of the ways indicated in fig. 5.





fig. 5


# $\equiv$

#### EXTENDED INPUTS

If the number of inputs to an expandable gate is extended by means of an expander circuit, the output line(s) of the expander is (are) connected to the specific expansion input(s) of the gate as drawn below.

The expander symbol shall be drawn to the same dimensions as the gate symbol; however, two filled arrows shall be drawn on each connection line, one arrow close to the expander symbol and another close to the gate symbol.





f = gate

E = expander

A signal line provided with arrows need not imply the usual logic levels. Generally it should not be connected to "normal" inputs or outputs of gates.

### C. OUTPUT COMBINATIONS (6.3)


Where functions have the capability of being combined according to the AND (or OR) function, simply by having the outputs connected, that capability shall be shown by enveloping the branched connection with a smaller sized AND or OR symbol .



Note: These connections of outputs are often described in the literature as "WIRED- $\mathrm{OR}$ ".


gates

#### **EXAMPLES**



The function Z is activated on its input by a HIGH level (because a state indicator is not applied there) if and only if both outputs of functions X and Y are HIGH.

The branched connection shall therefore be enveloped by a small-sized AND symbol.



The function Z is activated on its input by a LOW level (because a state indicator is applied there) if and only if one or both outputs of the functions X and Y are LOW.

The branched connection shall therefore be enveloped by a small-sized OR symbol.

It should be noted that it would seem necessary to use state indicators on all terminals of the Dot "OR" symbol for correct interpretation of the circuit. However it is not usual to use state indicators on Dot symbols.

#### APPENDIX


## DRAWING DIMENSIONS

Ratio of dimensions of symbols may be derived from the drawings shown.



AND

Symbols enveloping a branched connection shall have half the dimensions of the fundamental symbols.



OR




**EXCLUSIVE - OR** 



STATE INDICATOR

## FLIP-FLOP SYMBOLS

#### 1. GENERAL SYMBOL



#### 2. DEFINITIONS

## Active or "1" state of an input signal.

That state (either a level or a transition from one level to the other) which causes, directly or indirectly, a change of the output state. Conversely, the inactive or "0" state of an input signal is that state which does not cause an output change.

#### Output state.

There may be one output terminal (Q) or two  $(Q_1$  and  $Q_2)$ . If there are two, the "output state" refers to the states of the signals at  $Q_1$  and  $Q_2$ ; since these are normally complementary, the state at  $Q_1$  is usually considered to represent the output state.

#### Preparatory input terminal (e.g. ], K, D)

An input terminal to which application of an active signal does not directly cause a change of the output state but prepares the circuit for such a change.

#### Command input terminal (T)

An input terminal to which application of an active signal causes the output to assume the state corresponding to the preparatory inputs. It is also known as the "clock input terminal".

#### Toggle input terminal (T)

An input terminal at which an active transition from one level to the other directly causes a change of the output state.

## Forcing input terminal $(S_1 = "direct set", S_2 = "direct reset")$

An input terminal at which application of an active signal directly causes the output to assume a specific state, irrespective of the states of other input terminals.



## 3. LOCATION OF TERMINALS AND USE OF POLARITY STATE INDICATOR, SHOWN BY EXAMPLES

Legend:

H = HIGH level

L = LOW level

L→H = transition from LOW level to HIGH level

H→L = transition from HIGH level to LOW level

X = state (level or transition) has no influence

? = indeterminate, unless exact timing of relevant input signals (e.g. S<sub>1</sub> and S<sub>2</sub>) is known.

### 3.1. JK flip-flop without forcing inputs



An active ("1") signal at J, together with an inactive ("0") signal at K and an active signal transition at T, causes the "1" state at  $Q_1$  and the "0" state at  $Q_2$ .

	Function table				
Symbol	J	K	Т	Q1 Q2	
J — FF	H L H L X	L H H L X	L→H L→H L→H L→H	H L L H reversed no change no change	
J — Q <sub>1</sub> T — Q <sub>2</sub> K — Q <sub>2</sub>	H L H L	L H H L	H→L H→L H→L H→L L→H	H L L H reversed no change no change	
J - O FF	L H L H X	H L L H X	H→L H→L H→L H→L L→H	H L L H reversed no change no change	



# 3.2. JK flip-flop with forcing inputs



Irrespective of the states at J, K and T: an active ("1") signal at  $S_1$ , together with an inactive ("0") signal at  $S_2$ , causes  $Q_1$  to assume the "1" and  $Q_2$  the "0" state

7255460						
0 1 1			Fun	ction tab	le	
Symbol	J	K	Т	$s_1$	$s_2$	Q <sub>1</sub> Q <sub>2</sub>
S <sub>1</sub>	X	X	X	Н	L	H L
l <u> </u>	X	X	X	L	Н	LH
۵,	X	X	X	Н	Н	? ?
T-FF	H	L	L <b>→</b> H	L	L	H L
	L	Н	L <b>→</b> H	L	L	L H
K — — Q2	Н	Н	L <b>→</b> H	L	L	reversed
	L	L	L <del>→</del> H	L	L	no change
S <sub>2</sub> 7255461	X	X	H <b>→</b> L	L	L	no change
S <sub>1</sub>	X	X	X	L	Н	H L
_6_	X	X	X	Н	L	L H
J	X	X	X	L	L	? ?
T-O FF	Н	L	H <del>→</del> L	Н	Н	H L
K   Q2	L	Н	H <b>→</b> L	Н	Н	L H
	H	Н	H→L	Н	Н	reversed
S <sub>2</sub> 7255462	L	L	H <b>→</b> L	Н	Н	no change
-1	X	X	L <b>→</b> H	Н	Н	no change

3.3. T flip-flop ("Toggle")



An active ("1")signal transition at T causes the complementary states at  $\rm Q_1$  and  $\rm Q_2$  to reverse.

Carlad	Function table			
Symbol	Т	Q1 Q2		
T — FF — Q <sub>1</sub>	L-◆H H-◆L	reversed no change		
T-O FF - Q <sub>2</sub>	H <b>→</b> L L <b>→</b> H	rever <b>sed</b> no change		



## **GRAPHICAL SYMBOLS**

flip-flops

#### 3.4. Edge-triggered D flip-flop



An active ("1") signal transition at T causes  $Q_1$  to assume the same state as D. I.e., if D is in the "1" state during the active transition at T,  $Q_1$  also assumes the "1" state: if D is "0",  $Q_1$  also becomes "0". The output state will remain unchanged until the next active transition at T occurs.

	Function table				
Symbol		Т			
	D	level	transition	Q1 Q2	
D — — — a,	H L		L <b>→</b> H L <b>→</b> H	H L L H	
T — FF — Q <sub>2</sub>	X X	X	H <b>→</b> L	no change no change	
D — Q1 T — Q2	H L X X	Х	H-►L H-►L L-►H	H L L H no change no change	
D-O FF O2	L H X X	X	H→L H→L L→H	H L L H no change no change	



# 3.5. Level-operated ("gated") D flip-flop, or "Bistable latch".

(Graphical symbol equal to 3.4.)



As long as the signal at T is at its active ("1") level, the signal at  $Q_1$  follows the signal at D. When the signal at T changes to its inactive ("0") level, the signal at  $Q_1$  latches (Subsequent changes in D cause no change in  $Q_1$ ).  $Q_1$  unlatches when the signal at T returns to its active level.

			Function table	
Symbol		T		
	D	level	subsequent transition	Q1 Q2
D — FF — Q1	H H L	Н Н Н	H <b>→</b> L	H L H L L H
7255467	L X	H L	H→L	L H no change
D — Q,	H H L L	L L L L	L→H L→H	H L H L L H L H
7255468	X	H ————————————————————————————————————	L-PII	no change
D- <b>O</b> FF - O <sub>2</sub>	L L H	L L L L	L→H L→H	н L н L ь н
7255469	X	H	r <u>~</u> u	L H no change

#### 4. MULTIPLE INPUTS

Where inputs are functionally combined by an input gate, the connecting line between the gate symbol and the flip-flop symbol may conveniently be omitted, as shown in the drawing.




#### 5. TIME DELAY CIRCUIT

The following time delay symbol (MIL-STD-806 B, 5.15) is used in some logic flip-flop block diagrams:



#### 6. DRAWING DIMENSIONS (to MIL-STD-806 B)



The ratio of dimensions is given in the drawing above.

For dimensions of gates and state-indicators see "Appendix", page 8.



### **RATING SYSTEMS**

#### ACCORDING TO I.E.C. PUBLICATION 134

#### 1. DEFINITIONS OF TERMS USED

1.1 Electronic device. An electronic tube or valve, transistor or other semiconductor device.

Note: This definition excludes inductors, capacitors, resistors and similar components.

- 1.2 <u>Characteristic</u>. A characteristic is an inherent and measurable property of a device. Such a property may be electrical, mechanical, thermal, hydraulic, electro-magnetic, or nuclear, and can be expressed as a value for stated or recognized conditions. A characteristic may also be a set of related values, usually shown in graphical form.
- 1.3 <u>Bogey electronic device</u>. An electronic device whose characteristics have the published nominal values for the type. A bogey electronic device for any particular application can be obtained by considering only those characteristics which are directly related to the application.
- 1.4 Rating. A value which establishes either a limiting capability or a limiting condition for an electronic device. It is determined for specified values of environment and operation, and may be stated in any suitable terms.

Note: Limiting conditions may be either maxima or minima.

1.5 Rating system. The set of principles upon which ratings are established and which determine their interpretation.

Note: The rating system indicates the division of responsibility between the device manufacturer and the circuit designer, with the object of ensuring that the working conditions do not exceed the ratings.

#### 2. ABSOLUTE MAXIMUM RATING SYSTEM

Absolute maximum ratings are limiting values of operating and environmental conditions applicable to any electronic device of a specified type as defined by its published data, which should not be exceeded under the worst probable conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking no responsibility for equipment variations, environmental variations, and the effects of changes in operating conditions due to variations in the characteristics of the device under consideration and of all other electronic devices in the equipment.

p.t.o.



out life, no absolute maximum value for the intended service is exceeded with any device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, equipment control adjustment, load variations, signal variation, environmental conditions, and variations in characteristics of the device under consideration and of all other electronic devices in the equipment.

#### 3. DESIGN MAXIMUM RATING SYSTEM

Design maximum ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under the worst probable conditions.

The equipment manufacturer should design so that, initially and through-

These values are chosen by the device manufacturer to provide acceptable serviceability of the device, taking responsibility for the effects of changes in operating conditions due to variations in the characteristics of the electronic device under consideration.

The equipment manufacturer should design so that, initially and throughout life, no design maximum value for the intended service is exceeded with a bogey device under the worst probable operating conditions with respect to supply voltage variation, equipment component variation, variation in characteristics of all other devices in the equipment, equipment control adjustment, load variation, signal variation and environmental conditions.

#### 4. DESIGN CENTRE RATING SYSTEM

Design centre ratings are limiting values of operating and environmental conditions applicable to a bogey electronic device of a specified type as defined by its published data, and should not be exceeded under normal conditions.

These values are chosen by the device manufacturer to provide acceptable serviceability of the device in average applications, taking responsibility for normal changes in operating conditions due to rated supply voltage variation, equipment component variation, equipment control adjustment, load variation, signal variation, environmental conditions, and variations in the characteristics of all electronic devices.

The equipment manufacturer should design so that, initially, no design centre value for the intended service is exceeded with a bogey electronic device in equipment operating at the stated normal supply voltage.

#### NOTE

It is common use to apply the Absolute Maximum System in semiconductor published data.



# LETTER SYMBOLS FOR DIGITAL INTEGRATED CIRCUITS

(Additional symbols for MOS circuits on page 4)

#### 1. General

The voltages and currents are related to the terminals to which they are applied or at which they appear. Each terminal is indicated by a letter relating to the function of the device or the function of the pertinent signal.

In order to avoid confusion by any ambiguity in logical conventions, signal levels are indicated by H (= HIGH, for the more positive potential) and L (= LOW, for the less positive potential). Where circuit functions or logical equations are involved, the logical convention is mentioned specifically (for positive logic: H = 1, and for negative logic: H = 0).

#### 2. Terminal designations

- D = D input of D type latch flip-flops
- E = expander input (if necessary, this letter may be followed by an index, e.g. E<sub>1</sub> or E<sub>2</sub> or by one of the input letters, such as EG = gate expander input)
- G = gate input
- J, K = J, K input of JK flip-flops
- N = negative supply
- P = positive supply
- Q = output
- S = direct SET input
- T = trigger (or toggle) input
- Ø = common supply return and voltage reference

#### 3. Subscript sequence for voltages and currents

First subscript : terminal designation letter.

Second subscript: H (for HIGH) or L (for LOW), if applicable.

Third subscript: min or max, if applicable.

Examples: Vp, IqL,  $V_{QHmin}$ , IpH (in the latter case H denotes that the output level is HIGH).

#### 4. Polarity of current and voltage

A current is defined as positive when its conventional direction of flow is into the device.

Unless otherwise specified, a voltage is measured with respect to the reference terminal  $(\emptyset)$ . Its polarity is defined as positive when the potential is higher than that of the reference terminal.



# **=**

#### 5. Time designations

If required for reasons of unambiguity, the related terminals may be included in the designations given below (e.g. tfQ1).

tf = fall time (transition from HIGH to LOW, see Fig. 1)

t<sub>H</sub> = signal HIGH duration (Fig.1)

t<sub>L</sub> = signal LOW duration (Fig. 1)

 $t_{pd}$  = average propagation delay time, defined as  $\frac{t_{pdr} + t_{pdf}}{2}$ 

tpdf = fall propagation delay time (output voltage falling, see Fig. 2)

tpdr = rise propagation delay time (output voltage rising, see Fig. 2)

 $t_r$  = rise time (transition from LOW to HIGH, see Fig.1)

 $t_{SC}$  = duration of short circuit (from relevant terminal to common return terminal)

 $V_{\mbox{\scriptsize pd}}$  = reference voltage level for propagation delay measurement





Fig. 2.



#### 6. Other designations

- i.c. = internally connected

  Terminals with this indication should be left open. Otherwise correct working cannot be ensured; the device may even be damaged
- n.c. = not connected internally
   It is recommended not to use these terminals for any connection
- Ipmax = supply current
  Maximum d.c. value under defined conditions
- M = d.c. noise margin
- $M_L$  = d.c. noise margin, signal level LOW (defined as:  $M_L$  =  $V_{GLmax}$   $V_{QLmax}$  under defined loading, temperature and supply voltage conditions)
- MH = d.c. noise margin, signal level HIGH (calculated from: MH = VQHmin VGHmin under defined loading, temperature and supply voltage conditions)
- $N_a$  = available d.c. fan-out (defined as:  $N_a = \frac{I_{QLmax}}{I_{GLmax}}$  under defined temperature and supply voltage conditions)
- P<sub>H</sub>, P<sub>L</sub> = power consumption, defined as the product of the supply current(s) and of the corresponding supply voltage(s). The logical state of the device, indicated by a letter index H or L, is normally referred to the output level, unless otherwise specified
- $P_{av}$  = average power consumption at 50% duty cycle, unless otherwise specified. It is defined as:  $P_{av} = V_P \cdot \frac{I_{PH} + I_{PL}}{2}$
- P<sub>tot</sub> = power dissipation, defined as the total power dissipated by the device. It is the sum of the products of all currents and voltages at each of the input, output and supply terminals, their polarities being taken into account. The logical state of the device indicated by a letter index H or L is normally referred to the output level, unless otherwise specified
- T<sub>amb</sub> = operating ambient temperature, i.e. the temperature of the free air in which the normally operating device is placed without external heat conduction, unless otherwise specified
- $T_{stg}$  = storage temperature, i.e. the temperature of the ambient medium in which the non-operating device is stored

#### LETTER SYMBOLS

digital circuits

≣

 $V_{GLmax} \mbox{ = input voltage LOW at terminal $G$. With the specified level applied to the input of an inverting gate the output level will not be lower than the specified value <math display="inline">V_{OHmin}$  at given  $I_{QH}.$ 

 $V_{GHmin}$  = input voltage HIGH at terminal G. With the specified level applied to the input of an inverting gate the output level will not exceed the specified value  $V_{QLmax}$  at given  $I_{QL}$ .

 $\Delta\!V_Q$  = change of output voltage caused by a specified change of output current

#### ADDITIONAL SYMBOLS FOR MOS CIRCUITS

#### 2a. Terminal designations

I = shift register input

A = address input or decode matrix input

 $\phi$  = clock input

WC = write control input

D = data input

CD = chip disable input

Q = output

C = chip inhibit input

P<sub>o</sub> = common supply return and voltage reference

 $P_1$ ,  $P_2$ , etc. = supply input

#### 3a. Subscript sequence for voltages

First (with or without second) subscript: terminal designation Second or third subscript: H (HIGH) or L (LOW) if applicable

#### 5a. Time designations

Details are described in the data sheets

#### 6a. Other designations

 $M_L$  = d.c. noise margin LOW ( $M_L$  =  $V_{input\ L\ max}$  - $V_{output\ L\ max}$ )

 $M_H$  = d.c. noise margin HIGH( $M_H$  =  $V_{output\ H\ min}$  - $V_{input\ H\ min}$ )

R<sub>OH</sub> = output resistance HIGH

 $R_{OL}$  = output resistance LOW

Pay = average power consumption

# DTL FC family

FCH101	single 8-input NAND gate, without R <sub>c</sub>
FCH111	single 8-input NAND gate, with R <sub>c</sub>
FCH121	dual 4-input NAND gate, without R <sub>c</sub>
FCH131	dual 4-input NAND gate, with R <sub>c</sub>
FCH141	triple 3-3-2-input NAND gate without Re
FCH151	triple 3-input NAND gate, without Rc
FCH161	triple 3-3-2-input NAND gate, with Rc
FCH171	triple 3-input NAND gate, with Re-
FCH181	quadruple 2-input NAND gate, without Re-
FCH191	quadruple 2-input NAND gate, with R.
FCH201	sextuple INVERTER, without R.
FCH211	sextuple INVERTER, with Rc
FCH221	dual 3-input LINE DRIVER NAND gate
FCH231	dual 4-input LINE DRIVER NAND gate
FCH281	single 5-bit COMPARATOR
FCH291	single 10-bit PARITY CHECKER
FCH301	single 4-bit DECODER
FCH311	sextuple expandable INVERTER, without Rc
FCH321	sextuple expandable INVERTER, with Rc
FCJ101	single JK FLIP-FLOP
FCJ111	single JK master-slave FLIP-FLOP
FCJ121	dual JK master-slave FLIP-FLOP
FCJ131	dual JK master-slave FLIP-FLOP
FCJ141	single asynchronous 10-COUNTER
FCJ191	dual JK master-slave FLIP-FLOP
	(common set input; separate reset inputs)
FCJ201	single JK master-slave FLIP-FLOP (AND inputs)
FCJ211	dual JK master-slave FLIP-FLOP
	(common clock input and common set input;
	separate reset inputs)
FCJ221	quadruple latch FLIP-FLOP
	(common clock input and common set input)
FCK111	monostable MULTIVIBRATOR
FCL101	level DETECTOR
FCY101	triple gate EXPANDER





# =

# FC family

standard temperature range

FCH101 to 211

NAND gates

1

The FC family of DTL silicon monolithic integrated circuits has been designed for medium speed digital applications in computing, office electronics, telecommunication, instrumentation and industrial control.

## NAND GATES

	non-R <sub>C</sub>	$R_c$
Single 8-input NAND gate	FCH101	FCH111
Dual 4-input NAND gate	FCH121	FCH131
Triple 3-3-2-input NAND gate	FCH141	FCH161
Triple 3-input NAND gate	FCH151	FCH171
Quadruple 2-input NAND gate	FCH181	FCH191
Sextuple inverter	FCH201	FCH211

QUICK REFERENCE DATA								
Supply voltage	$V_{P}$	6.0 ± 5% V						
Operating ambient temperature range	$T_{amb}$	0 to +75 °C						
Average propagation delay time N = 6, C <sub>w</sub> = 60 pF, T <sub>amb</sub> = 25 °C	t <sub>pd</sub>	typ. 30 ns						
Available d.c. fan out T <sub>amb</sub> = 0 to +75 <sup>o</sup> C	Na	≥ 8						
D.C. noise margin T <sub>amb</sub> = 25 °C	$M_{ m L}$	typ. 1.2 V						
Power consumption per gate 50% duty cycle, T <sub>amb</sub> = 25 °C non-R <sub>c</sub> gate R <sub>c</sub> gate	P <sub>av</sub> P <sub>av</sub>	typ. 7 mW typ. 11 mW						


The FC family includes twelve NAND packages offering a wide selection of circuit configurations. It includes gate types with as well as without a collector resistor, ensuring optimum equipment design.

The fan-in of the circuits can easely be expanded by means of a diode array.


The outputs of these gates may be interconnected to perform the  $\ensuremath{\mathsf{AND}}\xspace$ - $\ensuremath{\mathsf{ND}}\xspace$ - $\ensuremath{\mathsf{ND}}\$ 

PACKAGE OUTLINE: 14 lead plastic dual in-line (type A). (See General Section)


standard temperature range




FCH101 (non-R<sub>C</sub>) FCH111 (R<sub>C</sub>)





FCH121 (non-R<sub>c</sub>) FCH131 (R<sub>c</sub>)





FCH141 (non-R<sub>c</sub>) FCH161 (R<sub>c</sub>)
















55048

standard temperature range


NAND gates




FCH151 (non-R<sub>c</sub>) FCH171 (R<sub>c</sub>)





FCH181 (non-R<sub>c</sub>) FCH191 (R<sub>c</sub>)





FCH201 (non-R<sub>C</sub>) FCH211 (R<sub>C</sub>)















# FCH101 to 211


NAND gates

# FC family


standard temperature range

#### CIRCUIT DIAGRAMS






FCH121



FCH131




standard temperature range


NAND gates

### **CIRCUIT DIAGRAMS** (continued)







FCH151



FCH161



FCH171





NAND gates


# FC family


standard temperature range

#### CIRCUIT DIAGRAMS (continued)









#### standard temperature range

FC family

NAND gates

#### LOGIC FUNCTION

#### 1. Individual gate operation




 $Q = \overline{G_i \cdot G_i}$  for positive logic

## Function table

Gi	Gj	Q
L	Χ	Н
X	L	Н
Н	Н	L

#### 2. Commoned gate operation



#### Function table

Gi	Gj	G <sub>k</sub>	$G_{l}$	Q
L	X	L	X	Н
L	X	X	L	Н
X	L	L	X	Н
X	L	X	L	Н
Н	Н	X	X	L
X	X	Н	Н	L

Q = 
$$(\overline{G_i.G_j})$$
.  $(\overline{G_k.G_l})$  =  $(\overline{G_i.G_j}) + (\overline{G_k.G_l})$  for positive logic

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

## **RATINGS** (Limiting values) 1)

Supply voltage	$V_{\mathbf{P}}$	max.	8.0	V
Output voltage	$v_{O}$	max.	8.0	V
Input voltage	$v_{\mathbf{G}}^{\mathbf{Q}}$	max.	8.0	V
Output current <sup>2</sup> )	-IO	max.	20	mΑ
Input current 3)	$-I_{G}$	max.	20	mA
Voltage difference between any two inputs	O	max.	8.0	V
Expander input voltages				
with respect to supply	$v_P$ - $v_E$	max.	8.0	V
with respect to other inputs	$v_{G}$ - $v_{E}$	max.	8.0	V
Expander input current	$I_{\rm E}$	max.	5.0	mA
Storage temperature	T <sub>stg</sub>	−55 to	+125	$^{\mathrm{o}\mathrm{C}}$
Operating ambient temperature	Tamb	0 to	+75	$^{\rm o}$ C



<sup>1)</sup> Limiting values according to the Absolute Maximum System as defined in IEC publication 134.

<sup>2)</sup> For negative output voltage.

<sup>3)</sup> At this limit, input voltage type.: -1.5 V.

# FCH101 to 211


NAND gates

FC family standard temperature range

#### SYSTEM DESIGN DATA (both non- $R_c$ and $R_c$ )

Uniform system temperature		$T_{amb}$	0 to +75	oC
Uniform system supply voltage		$V_{P}$	5.7 to 6.3	V
Available d.c. fan out		$N_a$	≥ 8	
D.C. noise margin		$^{ m M}_{ m L}$	min. 0.4 min. 1.8	
Average propagation delay time		t <sub>pd</sub>	max. 75	ns
Equivalent input capacitance		$C_{\mathbf{G}}$	typ. 4	pF
Equivalent output capacitance		$C_Q$	typ. 10	pF
Supply current per gate (duty cycle 50%)	non-R <sub>C</sub> R <sub>C</sub>	$^{\rm I_{Pav}}_{\rm I_{Pav}}$	typ. 1.20 typ. 1.75	mA mA
Power dissipation at T <sub>amb</sub> = 75 °C (each gate)	non-R <sub>C</sub> R <sub>C</sub>	P <sub>tot</sub> P <sub>tot</sub>	max. 17.5 max. 22	mW mW





FC family standard temperature range

NAND gates

# $\textbf{CHARACTERISTICS} \ \ \text{of} \ \ \text{non-R}_{\textbf{C}} \ \ \text{gates}$

		Т	amb (0	C)			Conditions and references
		0	+25	+75		V <sub>P</sub> (V)	
STATIC DATA							
Output voltage LOW	V <sub>QLmax</sub>	0.4	0.4	0.4	v	5.7 and 6.3	
at: Output current LOW	I <sub>QLmax</sub>	16.0 18.0	15.1 17.0	14.2 16.0	mA mA	5.7 6.3	
and at: Input voltage HIGH	V <sub>GHmin</sub>	2.3	2.2	2.1	V	5.7 and 6.3	
Input current LOW	-I <sub>GLmax</sub>	1.75 2.0	1.65 1.9	1.55 1.8	mA mA	5.7 6.3	V <sub>G</sub> =0.4V; other inputs floating
Input current HIGH	IGHmax	1.0	1.0	25	μΑ	5.7	V <sub>G</sub> = 5.3 V other inputs 0 V
Output current HIGH	I <sub>QHmax</sub>	70	70	70	μΑ	5.7 and 6.3	V <sub>Q</sub> = 5.3 V
at: Input voltage LOW	V <sub>GLmax</sub>	1.0	1.0	0.8	V	5.7 and 6.3	
Supply current 1)	I <sub>Pmax</sub>	2.0	1.9	1.8	mA	6.3	G inputs LOW
DYNAMIC DATA							
Rise propagation	t <sub>pdrmax</sub>	-	85	-	ns	6.0	V <sub>pd</sub> = 1.5 V N = 1; C <sub>L</sub> = 40 pF
delay time	<sup>t</sup> pdrmax	-	70	-	ns	6.0	V <sub>pd</sub> = 1.5 V N = 6; C <sub>L</sub> = 60 pF
Fall propagation	t <sub>pdfmax</sub>	-	65	-	ns	6.0	V <sub>pd</sub> = 1.5 V N = 1; C <sub>L</sub> = 40 pF
Fall propagation delay time	<sup>t</sup> pdfmax	-	85	-	ns	6.0	V <sub>pd</sub> = 1.5 V N = 6; C <sub>L</sub> = 60 pF

<sup>1)</sup> per gate

standard temperature range

#### **CHARACTERISTICS** of R<sub>c</sub>-gates

		T <sub>amb</sub> (°C)		Conditions and references			
		0	+25	+75		V <sub>P</sub> (V)	
STATIC DATA							
Output voltage LOW	V <sub>QLmax</sub>	0.4	0.4	0.4	V	5.7 and 6.3	
at: Output current LOW	I <sub>Q Lmax</sub>	14.0 16.0		12.4 14.4		5.7 6.3	
and at: Input voltage HIGH	V <sub>GHmin</sub>	2.3	2.2	2.1	V	5.7 and 6.3	
Output voltage HIGH	$v_{\mathrm{QHmin}}$	5.3 4.1	5.3 4.1	5.3 3.9		5.7 5.7	$I_{Q} = 0$ $I_{Q} = -200 \ \mu A$
at: Input voltage LOW	V <sub>GLmax</sub>	1.0	1.0	0.8	V	5.7 and 6.3	
Input current LOW	-I <sub>G</sub> Lmax	1.75 2.0	1.65 1.9	1.55 1.8	mA mA	6.3	V <sub>G</sub> = 0.4 V; other inputs floating
Input current HIGH	I <sub>GHmax</sub>	1.0	1.0	25	μΑ	5.7	V <sub>G</sub> = 5.3 V other inputs 0 V
Output current LOW (AND-OR-NOT function)	-I <sub>QLLmax</sub>	2.2	2.1	2.0	mA	6.3	$V_G = V_{QLmax}$ Output forced LOW externally to $V_Q = 0.4 \text{ V}$
Supply current	I <sub>Pmax</sub>	4.2	3.8	3.6	mΑ	6.3	G inputs HIGH
DYNAMIC DATA							
Rise propagation	<sup>t</sup> pdrmax	-	85	-	ns		V <sub>pd</sub> = 1.5 V N = 1; C <sub>L</sub> = 40 pF
delay time	<sup>t</sup> pdrmax	-	70	-	ns	6.0	$V_{pd} = 1.5 V$ N = 6; C <sub>L</sub> = 60 pF
Fall propagation	<sup>t</sup> pdfmax	_	65	-	ns	6.0	V <sub>pd</sub> = 1.5 V
delay time	<sup>t</sup> pdfmax	-	85	-	ns	6.0	N = 1; C <sub>L</sub> = 40 pF V <sub>pd</sub> = 1.5 V N = 6; C <sub>L</sub> = 60 pF


=


standard temperature range


NAND gates

#### CHARACTERISTICS (continued)

#### DYNAMIC DATA







Waveforms and loading circuits, illustrating measurement of  $t_{\mbox{\footnotesize{pdr}}}$  and  $t_{\mbox{\footnotesize{pdf}}} \boldsymbol{\cdot}$ 

Equivalent load for N = 1 and  $C_L$  = 40 pF when R = 4 k $\Omega$ 

N = 6 and  $C_L$  = 60 pF when R = 670  $\Omega$ 


<sup>1)</sup> Including probe and jig capacitance.


dual line driver

standard temperature range

The FC family of DTL silicon monolithic integrated circuits has been designed for medium speed digital applications in computing, office electronics, telecommunication, instrumentation and industrial control.

### **DUAL 3-INPUT LINE DRIVER NAND GATE**





QUICK REFERENCE DATA					
Supply voltage	v <sub>P</sub>	$6.0 \pm 5\%$ V			
Operating ambient temperature range	$T_{amb}$	0 to +75 °C			
Average propagation delay time N = 15, C <sub>w</sub> = 250 pF, T <sub>amb</sub> = 25 oC	<sup>t</sup> pd	typ. 35 ns			
Available d.c. fan-out T <sub>amb</sub> = 0 to +75 °C	N <sub>a</sub>	≥ 14			
D.C. noise margin T <sub>amb</sub> = 25 °C	${ m M}_{ m L}$	typ. 1.2 V			
Power consumption per gate 50% duty cycle, T <sub>amb</sub> = 25 °C	$P_{av}$	typ. ll mW			

The FCH221 comprises two independent NAND gates incorporating bi-directional output circuitry for achieving high fan-out and for driving large capacitive loads. Typical applications are in parallel setting of registers, shift pulse driving and driving of long lines.


PACKAGE OUTLINE: 14 lead plastic dual in-line (type A). (See General Section)

dual line driver

# FC family

standard temperature range

#### CIRCUIT DIAGRAM



#### LOGIC FUNCTION

_	$\frac{G_1}{G_4}$	$G_2$	G <sub>3</sub>	Q <sub>1</sub>
=	$G_4$	$G_2$ $G_5$	$G_6$	Q <sub>2</sub>
	L	X	X	Н
	X	L	X	Н
	X	X	L	Н
	Н	H	Η	L

$$Q_1 = \frac{G_1 \cdot G_2 \cdot G_3}{G_2 \cdot G_5 \cdot G_6}$$
 for positive logic

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

#### **RATINGS** (Limiting values) 1)

Supply voltage	$V_{\mathbf{P}}$	max.	8.0	V
Output voltage	$v_Q$	max.	8.0	V
Input voltage	$v_{\mathbf{G}}$	max.	8.0	V
Output current <sup>2</sup> )	$-I_Q$	max.	20	mA
Input current 3)	$-I_G$	max.	20	mA
Voltage difference between any two inputs		max.	8.0	V
Storage temperature	${ m T}_{ m stg}$	-55 to	+125	$^{\mathrm{o}\mathrm{C}}$
Operating ambient temperature	$T_{amb}$	0 to	+75	oC
Output short-circuit duration; duty cycle 10% (either output, or both)	$^{ m t}_{ m Qsc}$	max.	60	ms

<sup>1)</sup> Limiting values according to the Absolute Maximum System as defined in IEC publication 134.

<sup>2)</sup> For negative output voltage in LOW state 3) At this limit input voltage typ.: -1.5 V.

FC family standard temperature range

# **FCH221**

dual line driver

#### SYSTEM DESIGN DATA

Uniform system temperature	$T_{amb}$	0 to	+75	oC
Uniform system supply voltage	$v_P$	5.7 to	6.3	V
Available d.c. fan out	$N_a$	≽	14	
D.C. noise margin	$^{ m M}_{ m L}$	min. min.	- • -	
Average propagation delay time	<sup>t</sup> pd	max.	113	ns
Equivalent input capacitance	$C_G$	typ.	7	pF
Supply current (duty cycle 50 %) 1)	$I_{Pav}$	typ.	3.6	mA
Power dissipation at T <sub>amb</sub> = 75 °C <sup>1</sup> )	$P_{tot}$	max.	65	mW



<sup>1)</sup> Both gates together; outputs not short-circuited.

# **FCH221**

dual line driver

FC family standard temperature range

#### **CHARACTERISTICS**


			Tamb	(°C)			Conditions and references
		0	+25	+75		V <sub>P</sub> (V)	
STATIC DATA						5.7	
Output voltage LOW	V <sub>QLmax</sub>	0.4	0.4	0.4	V	and 6.3	
at: Output current LOW	I <sub>QLmax</sub>	25 28	27 27	26 26	mA mA	5.7 6.3	
and at: Input voltage HIGH	V <sub>GHmin</sub>	2.3	2.2	2.1	V	5.7 and 6.3	
Output voltage HIGH	V <sub>QHmin</sub>	3.4 2.2	3.6 2.5	3.9 2.9		5.7 5.7	$I_Q = -30 \mu A$ $I_Q = -5 \text{ mA}$
at: Input voltage LOW	VGLmax	1.0	1.0	0.8	V	5.7 and 6.3	
Input current LOW	-I <sub>GLmax</sub>	1.75	1.65	1.55	mA mA		V <sub>G</sub> = 0.4V; other inputs floating
Input current HIGH	I <sub>GHmax</sub>	1.0	1.0	25	μΑ	5.7	$V_G = V_{QHmin}$ other inputs 0 V
Output short circuit current	-I <sub>Qsc</sub>	16.5	19.5	18.0	mA	5.7	V <sub>G</sub> = V <sub>GLmax</sub> V <sub>Q</sub> = 0 V
Supply current (both gates together)	I <sub>Pmax</sub>	-	7.5	_	mA	6.3	G inputs HIGH
DYNAMIC DATA							
Rise propagation delay time	<sup>t</sup> pdr max	130	105	130	ns	6.0	V <sub>pd</sub> = 1.5 V N = 15; C <sub>L</sub> = 250 pF
Fall propagation delay time	<sup>t</sup> pdf max	95	80	95	ns	6.0	V <sub>pd</sub> = 1.5 V N = 15; C <sub>L</sub> = 250 pF




standard temperature range

#### CHARACTERISTICS (continued)

#### DYNAMIC DATA






Equivalent load for N = 15 and  $C_L$  1) = 250 pF

Waveforms and loading circuit illustrating measurement of  $t_{\mbox{\scriptsize pd}r}$  and  $t_{\mbox{\scriptsize pdf}}\text{\scriptsize .}$ 


<sup>1)</sup> Including probe and jig capacitance.




dual line driver

The FC family of DTL silicon monolithic integrated circuits has been designed for medium speed digital applications in computing, office electronics, telecommunication, instrumentation and industrial control.

# **DUAL 4-INPUT LINE DRIVER NAND GATE**





QUICK REFERENCE DATA					
Supply voltage	$v_P$	$6.0 \pm 5\%$	V		
Operating ambient temperature range	$T_{amb}$	0  to  + 75	oC		
Average propagation delay time  N = 20, C <sub>w</sub> = 250 pF, T <sub>amb</sub> = 25 °C  Available d.c. fan-out  T <sub>amb</sub> = 0 to +75 °C	<sup>t</sup> pd	.J.F.	ns		
	N <sub>a</sub>	≥ 20			
D.C. noise margin T <sub>amb</sub> = 25 °C	$M_{L}$	typ. 1.2	v		
Power consumption per gate 50% duty cycle, T <sub>amb</sub> = 25 °C	P <sub>av</sub>	typ. 11	mW		

The FCH231 comprises two independent NAND gates incorporating bi-directional output circuitry for achieving very high fan-out and for driving large capacitive loads. Typical applications are in parallel setting of registers, shift pulse driving and driving of long lines.

PACKAGE OUTLINE 14 lead plastic dual in-line (type A). (See General Section)

=


## **FCH231**

dual line driver

# FC family

standard temperature range

#### CIRCUIT DIAGRAM



#### LOGIC FUNCTION

G <sub>1</sub> G <sub>5</sub>	G <sub>2</sub> G <sub>6</sub>	G <sub>3</sub> G <sub>7</sub>	G <sub>4</sub> G <sub>8</sub>	${f Q_1} {f Q_2}$
L	X	X	X	Н
X	L	X	X	Н
X	X	L	X	Н
X	X	X	L	Н
Н	Н	H	H	L

$$Q_{1} = \frac{G_{1} \cdot G_{2} \cdot G_{3} \cdot G_{4} \cdot E_{1}^{*}}{G_{5} \cdot G_{6} \cdot G_{7} \cdot G_{8} \cdot E_{2}^{*}}$$
 for positive logic

\* When provided with diode

 ${\tt H}$  = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

standard temperature range

**FCH231** 

dual line driver

RATINGS (Limiting values) 1)					
Supply voltage		$V_{\mathbf{P}}$	max.	8.0	v
Output voltage		$v_{Q}$	max.	8.0	Ţ
Input voltage		$v_{G}$	max.	8.0	V
Output current <sup>2</sup> )		$-I_Q$	max.	20	mA
Input current <sup>3</sup> )		-I <sub>G</sub>	max.	20	mA
Voltage difference between any two	inputs		max.	8.0	v
Expander input voltages with respect to supply with respect to other inputs		$V_P$ - $V_E$ $V_G$ - $V_E$	max.	8.0 8.0	v v
Expander input current		$I_{\mathbf{E}}$	max.	5.0	mA
Storage temperature		${ m T_{stg}}$	-55 to	+125	$^{\mathrm{o}}\mathrm{C}$
Operating ambient temperature		$T_{amb}$	0 to	+75	$^{\mathrm{o}\mathrm{C}}$
Output short-circuit duration; duty (either output, or both)	cycly 10%	<sup>t</sup> Qsc	max.	60	ms
SYSTEM DESIGN DATA					
Uniform system temperature		$T_{amb}$	0 t	o <b>+</b> 75	$^{\mathrm{o}}\mathrm{C}$
Uniform system supply voltage		$V_{\mathbf{P}}$	5.7 t	06.3	V
Available d.c. fan out		$N_a$	≽	20	
D.C. noise margin		$^{ m M_L}_{ m H}$	min. min.	$0.4 \\ 1.2$	V V
Average propagation delay time		t pd	max.	113	ns
Equivalent input capacitance		$C_G$	typ.	7	pF
Supply current (duty cycle 50%)	<sup>4</sup> )	$I_{Pav}$	typ.	3.6	mA
Power dissipation at $T_{amb} = 75$ °C	<sup>4</sup> )	$P_{tot}$	max.	73	mW



Limiting values according to the Absolute Maximum System as defined in IEC publication 134.

<sup>2)</sup> For negative output voltage in LOW state.

<sup>3)</sup> At this limit, input voltage typ.: -1.5V.

<sup>4)</sup> Both gates together; outputs not short-circuited.

# **FCH231**

dual line driver

FC family standard temperature range

#### **CHARACTERISTICS**


		,	$\Gamma_{ m amb}$	(°C)			Conditions and references
		0	+25	+75		V <sub>P</sub> (V)	
STATIC DATA							
Output voltage LOW	V <sub>QLmax</sub>	0.4	0.4	0.4	V	5.7 and 6.3	
at: Output current LOW	I <sub>QLmax</sub>	35 40	<b>33</b> <b>3</b> 8		mA mA		
and at: Input voltage HIGH	V <sub>GHmin</sub>	2.3	2.2	2.1	V	5.7 and 6.3	
Output voltage HIGH	V <sub>QHmin</sub>	3.5 2.6		4.0 2.9		5.7	$I_{Q} = -30 \mu A$ $I_{Q} = -5 \text{ mA}$
at: Input voltage LOW	V <sub>GLmax</sub>	1.0	1.0	0.8	V	5.7 and 6.3	
Input current LOW	-I <sub>GLmax</sub>	1.75 2.0	1.65 1.9	1.55		5.7 6.3	\ V <sub>G</sub> = 0.4V; other inputs floating
Input current HIGH	I <sub>GHmax</sub>	1.0	1.0	25	μΑ	5.7	V <sub>G</sub> = V <sub>QHmin</sub> other inputs 0 V
Output short circuit current	<sup>-I</sup> Qscmin	16.5	19.5	18.0	mA	5.7	V <sub>G</sub> = V <sub>GLmax</sub> V <sub>Q</sub> = 0 V
Supply current (both gates together)	I <sub>Pmax</sub>	-	7.5	-	mA	6.3	G inputs HIGH
DYNAMIC DATA							
Rise propagation delay time	<sup>t</sup> pdr max	80	85	120	ns	6.0	V <sub>pd</sub> = 1.5 V N = 20; C <sub>L</sub> = 250 pF
Fall propagation delay time	<sup>t</sup> pdf max	55	50	55	ns	6.0	V <sub>pd</sub> = 1.5 V N = 20; C <sub>L</sub> = 250 pF




standard temperature range

#### CHARACTERISTICS (continued)

#### DYNAMIC DATA





Equivalent load for N = 20 and  $C_L$  1) = 250 pF

Waveforms and loading circuit illustrating measurement of  $t_{\mbox{\scriptsize pd}r}$  and  $t_{\mbox{\scriptsize pd}f}$ 


<sup>1)</sup> Including probe and jig capacitance.




comparator

The FC family of DTL silicon monolithic integrated circuits has been designed for medium speed digital applications in computing, office electronics, telecommunication, instrumentation and industrial control.

## SINGLE 5-BIT COMPARATOR





QUICK REFERENCE DAT	ГА		
Supply voltage	$v_{p}$	$6.0 \pm 5\%$	V
Operating ambient temperature range	$T_{amb}$	0 to $+75$	oC
Average propagation delay time $N = 6$ , $C_W = 60$ pF, $T_{amb} = 25$ °C	<sup>t</sup> pd	typ. 150	ns
Available d.c. fan-out T <sub>amb</sub> = 0 to +75 °C	Na	≥ 8	
D.C. noise margin Tamb = 25 oC	${ m M}_{ m L}$	typ. 1.2	V
Power consumption 50% duty cycle, T <sub>amb</sub> = 25 °C	$P_{\mathbf{av}}$	typ. 50	ńΨ


The FCH281 comprises five exclusive-OR functions, an OR gate, and an AND gate. If on one or more pairs  $(G_1-G_2, --- G_9-G_{10})$  one input is LOW and the other HIGH then the output will be HIGH provided  $G_{11}$  is HIGH. Otherwise the output will be LOW.

PACKAGE OUTLINE: 14 lead plastic dual in -line (type A). (See General Section)



standard temperature range

#### CIRCUIT DIAGRAM





#### **FUNCTION TABLE**

$G_1 G_2$	$G_3G_4$	G <sub>5</sub> G <sub>6</sub>	G <sub>7</sub> G <sub>8</sub>	G <sub>9</sub> G <sub>10</sub>	Gll	Q
Equal	Equal	Equal	Equal	Equal	Н	L
Unequal	X	X	X	X	Н	Н
X	Unequal	X	X	X	Н	Н
X	X	Unequal	X	X	Н	Н
X	X	X	Unequal	X	Н	Н
X	X	x	X	Unequal	Н	Н
X	X	X	X	X	L	L

G <sub>1</sub>	G <sub>2</sub>	
L	L	Equal
L	Н	Unequal
Н	L	Unequal
Н	Н	Equal

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

standard temperature range

## **FCH281**

comparator

LOGIC FUNCTION (continued)

$$Q = \left[ (\overline{\overline{G}}_1 \cdot \overline{G}_2 + G_1 \cdot G_2) + (\overline{\overline{G}}_3 \cdot \overline{G}_4 + G_3 \cdot G_4) + (\overline{\overline{G}}_5 \cdot \overline{G}_6 + G_5 \cdot G_6) + (\overline{\overline{G}}_7 \cdot \overline{\overline{G}}_8 + G_7 \cdot G_8) + (\overline{\overline{G}}_9 \cdot \overline{\overline{G}}_{10} + G_9 \cdot G_{10}) \right] \cdot G_{11}.$$

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Supply voltage	$v_P$	max.	8.0	V
Output voltage	$v_Q$	max.	8.0	V
Input voltage	$V_{G}$	max.	8.0	V
Output current	$-I_Q$	max.	20	mA <sup>1</sup> )
Input current	$-I_G$	max.	20	$mA^2$ )
Voltage difference between any two inputs		max.	8.0	V
Storage temperature	$T_{\mathbf{stg}}$	−55 to	+125	oC
Operating ambient temperature	$T_{amb}$	0 to	<b>+</b> 75	$^{\mathrm{o}}\mathrm{C}$



<sup>1)</sup> For negative output voltage.

<sup>2)</sup> At this limit input voltage typ.: -1.5 V.

## **FCH281**

comparator

FC family standard temperature range

## SYSTEM DESIGN DATA

Uniform system temperature	$T_{amb}$	0 to	+75	oC.
Uniform system supply voltage	$v_P$	5.7 to	6.3	V
Available d.c. fan out	Na	≥	8	
D.C. noise margin	$^{ m M}_{ m L}$	min. min.		
Average propagation delay time	<sup>t</sup> pd	max.	250	ns
Equivalent input capacitance	$C_{G}$	typ.	4	pF
Supply current (duty cycle 50%)	$I_{Pav}$	typ.	10	mA
Power dissipation at $T_{amb} = 75$ °C	$P_{tot}$	max.	90	mW



standard temperature range

## **FCH281**

comparator

#### **CHARACTERISTICS**

							Conditions and references		
		0	+ 25	+75		V <sub>P</sub> (V)			
STATIC DATA Output voltage LOW	V <sub>QLmax</sub>	0.4	0.4	0.4	V	5.7 and 6.3			
at: Output current LOW	I <sub>QLmax</sub>	l	13.2 15.2			5.7 6.3	l I		
Output voltage HIGH	V <sub>QHmin</sub>	5.3	5.3	5.3	v	5.7 and 6.3	$I_Q = 0$ (see note 1)		
	$v_{\mathrm{QHmin}}$	4.7	4.7	4.5	V	5.7	$I_Q = -200 \mu\text{A}$		
Input voltage LOW	V <sub>GLmax</sub>	1.0	1.0	0.8	V	5.7 and 6.3			
Input voltage HIGH	V <sub>GHmin</sub>	3.0	2.8	2.5	V	5.7 and 6.3			
Input current LOW	–I <sub>G1 to 10</sub> Lmax –I <sub>G1 to 10</sub> Lmax	1.75 2.0	1.65	1.55	mA mA	5.7 6.3	V <sub>G1 to 10</sub> = 0.4 V V <sub>G1 to 10</sub> = 0.4 V		
	-I <sub>G11</sub> Lmax -I <sub>G11</sub> Lmax	1.2 1.35	1.1 1.25	1.05 1.20			$V_{G11} = 0.4 V$ $V_{G11} = 0.4 V$		
Input current HIGH	I <sub>GHmax</sub>	1.0	1.0	25	μΑ	5.7	V <sub>G</sub> = 5.3 V other inputs 0 V		
Supply current	I <sub>Pmax</sub>	15,3	14.5	13.5	mA	6.3	G inputs LOW		

## Note 1

For the proper combination of inputs to be HIGH or LOW see function table on page 2.



## **FCH281**

comparator

## FC family

standard temperature range

## CHARACTERISTICS (continued)

		T <sub>amb</sub> (°C)				Conditions and references				
			+25		VD			Fig.		
DYNAMIC DATA										
Propagation delay times from one G (G <sub>1</sub> to G <sub>10</sub> ) to Q										
Rise propagation delay time	t <sub>pdrmax</sub>	-	200	-	ns	6.0	Vpd = 1.5 V; N = 6 CL = 80 pF all other inputs	1; 2		
Fall propagation delay time	t <sub>pdfmax</sub>	-	200	-	ns	6.0	at $V_G = 5.3 \text{ V}$			
Rise propagation delay time	<sup>t</sup> pdrmax	_	250	-	ns	6.0	Vpd = 1.5 V; N = 6 CL = 80 pF all other inputs	1; 3		
Fall propagation delay time	<sup>t</sup> pdfmax						Vpd = 1.5 V; N = 6 CL = 80 pF all other inputs (including G <sub>11</sub> ) at V <sub>G</sub> = 5.3 V Vpd = 1.5 V; N = 6 CL = 80 pF all other inputs (excluding G <sub>11</sub> ) at V <sub>G</sub> = 0.4 V V <sub>G11</sub> = 5.3 V			
Propagation delay times from G <sub>11</sub> to Q										
Rise propagation delay time	<sup>t</sup> pdrmax	-	100	-	ns	6.0	$\begin{cases} V_{pd} = 1.5 \text{ V; N = 6} \\ CL = 80 \text{ pF} \\ V_{G1} = 0 \text{ V} \\ \text{all other inputs at} \\ V_{G} = 6.0 \text{ V} \end{cases}$	1; 3		
Fall propagation delay time	t <sub>pdfmax</sub>	-	120	-	ns	6.0	$V_G = 6.0 \text{ V}$			



#### **CHARACTERISTICS** (continued)

#### DYNAMIC DATA




Fig. 1 Equivalent load for N = 6; C<sub>L</sub> 1) = 80 pF




Fig. 2 Switch S1 in position a Switch S2 in position a

Fig. 3 Switch S1 in position a Switch S2 in position b

Switch S1 in position b Waveforms illustrating measurement of  $t_{\mbox{pdr}}$  and  $t_{\mbox{pdf}}$ . Switch S2 immaterial

1) Including probe and jig capacitance.






standard temperature range


parity checker

1

The FC family of DTL silicon monolithic integrated circuits has been designed for medium speed digital applications in computing, office electronics, telecommunication, instrumentation and industrial control.

## SINGLE 10-BIT PARITY CHECKER





QUICK REFERENCE DATA							
Supply voltage	Vp	$6.0 \pm 5\%$	V				
Operating ambient temperature range	$T_{amb}$	0 to $+75$	oC				
Average propagation delay time							
$N = 6$ , $C_W = 60 \text{ pF}$ , $T_{amb} = 25 ^{\circ}\text{C}$	<sup>t</sup> pd	typ. 150	ns				
Available d.c. fan-out	•						
$T_{amb}$ = 0 to +75 °C	Na	≥ 7					
D.C. noise margin							
$T_{amb} = 25 \text{ oC}$	$M_L$	typ. 1.2	V				
Power consumption							
$50\%$ duty cycle, $T_{ m amb}$ = 25 $^{ m oC}$	$P_{av}$	typ. 110	mW				


The FCH291 comprises nine exclusive-OR functions followed by an AND gate. If an odd number of inputs ( $G_1$  to  $G_{10}$ ) are HIGH the output will be HIGH, provided  $G_{11}$  is HIGH. If an even number of inputs ( $G_1$  to  $G_{10}$ ) are HIGH the output will be LOW, provided  $G_{11}$  is HIGH. If  $G_{11}$  is LOW the output will be LOW regardless the condition of other inputs.

PACKAGE OUTLINE: 14 lead plastic dual in-line (type A). (See General Section)

November 1970

standard temperature range

### CIRCUIT DIAGRAM



standard temperature range

## **FCH291**

parity checker

#### **FUNCTION TABLE**

G <sub>1</sub>	G2	Gз	G4	G5	G <sub>6</sub>	G <sub>7</sub>	G <sub>8</sub>	G9	G <sub>10</sub>	$G_{11}$	Q
	E	ven n	umbe	er of	input	s HI	GН			Н	L
	O	dd n	umbe	er of	input	s HI	ЗH			Н	Н
X	X	X	X	X	X	X	X	X	X	L	L

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

## RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Supply voltage	$v_{p}$	max.	8.0	V
Output voltage	$v_Q$	max.	8.0	V
Input voltage	$v_{G}$	max.	8.0	V
Output current	$^{-I}_{\mathrm{Q}}$	max.	20	mA <sup>1</sup> )
Input current	$-I_{G}$	max.	20	$mA^2$ )
Voltage difference between any two inputs		max.	8.0	V
Storage temperature	$T_{\mathbf{stg}}$	-55 to	+125	°C
Operating ambient temperature	$T_{amb}$	0 to	+ 75	$^{\mathrm{o}}\mathrm{C}$



<sup>1)</sup> For negative output voltage.

<sup>2)</sup> At this limit input voltage typ.: -1.5 V.

# **FCH291**

parity checker

FC family standard temperature range

#### SYSTEM DESIGN DATA

Uniform system temperature	T <sub>amb</sub>	0 to	+75	оC
Uniform system supply voltage	$v_P$	5.7 to	6.3	V
Available d.c. fan-out	Na	≥	7	
D.C. noise margin	$^{\mathrm{M}}_{\mathrm{L}}$	min. min.	0.4 0.8	
Average propagation delay time	<sup>t</sup> pd	max.	250	ns
Equivalent input capacitance	$c_G$	typ.	4	pF
Supply current (duty cycle 50%)	$I_{Pav}$	typ.	21	mA
Power dissipation at $T_{amb}$ = +75 $^{o}C$	$P_{tot}$	max.	190	mW



FC family standard temperature range

# **FCH291**

parity checker

### **CHARACTERISTICS**

			T <sub>amb</sub>	(°C)			Conditions and references
		0	+ 25	+ 75		V <sub>P</sub> (V)	
STATIC DATA Output voltage LOW	V <sub>QLmax</sub>		0.4			5.7 and 6.3	see note 1
at: Output current LOW	I <sub>QLmax</sub>	1	13.2 15.2			1	1 [
Output voltage HIGH	V <sub>QHmin</sub>	5.3	5.3	5.3	v	5.7 and 6.3	I <sub>Q</sub> = 0 (see note 1)
	$v_{\mathrm{QHmin}}$	4.7	4.7	4.5	V		$I_Q = -200 \mu\text{A}$
Input voltage LOW	V <sub>GLmax</sub>	1.0	1.0	0.8	V	5.7 and 6.3	
Input voltage HIGH	V <sub>GHmin</sub>	3.8	3.8	3.4	V	5.7 and 6.3	
Input current LOW	TG1 to 10 Lmax	1.75 2.0	1.65 1.9		mA mA		$V_{G1 \text{ to } 10} = 0.4 \text{ V}$ $V_{G1 \text{ to } 10} = 0.4 \text{ V}$
	-I <sub>Gllmax</sub>	1.9 2.1		1.7 1.9		5.7 6.3	V <sub>G11</sub> = 0.4 V V <sub>G11</sub> = 0.4 V
Input current HIGH	I <sub>GHmax</sub>	1.0	1.0	25	μΑ	5.7	V <sub>G</sub> = 5.3 V other inputs 0 V
Supply current	I <sub>Pmax</sub>	32.0	30.5	28.0	mΑ	6.3	G inputs LOW

## Note 1

For the proper combination of inputs to be HIGH or LOW see function table on page 2.



## **FCH291**

parity checker

# FC family

standard temperature range

## **CHARACTERISTICS** (continued)

		T <sub>amb</sub> (°C)				Conditions and reference				
					V <sub>P</sub> (V)		Fig.			
DYNAMIC DATA										
Propagation delay times from one G (G <sub>1</sub> to G <sub>10</sub> ) to Q		THE PROPERTY OF THE PROPERTY O								
Rise propagation delay time Fall propagation	<sup>t</sup> p <b>d</b> rmax	_	200	- ns	6.0	$\begin{cases} V_{pd} = 1.5 \text{ V; N = 6} \\ C_L = 100 \text{ pF} \\ \text{all other inputs} \\ \text{(including G_{11})} \\ \text{at } V_G = 5.3 \text{ V} \\ \end{cases} \\ \begin{cases} V_{pd} = 1.5 \text{ V; N = 6} \\ C_L = 100 \text{ pF} \\ \text{all other inputs} \\ \text{(excluding G_{11})} \\ \text{at } V_G = 0.4 \text{ V} \\ V_{G11} = 5.3 \text{ V} \end{cases}$	1; 2			
delay time	<sup>t</sup> pdfmax	_	200	- ns	6.0	at V <sub>G</sub> = 5.3 V				
Rise propagation delay time	<sup>t</sup> pdrmax	-	250	- ns	6.0	V <sub>pd</sub> = 1.5 V; N = 6 C <sub>L</sub> = 100 pF all other inputs				
Fall propagation delay time	<sup>t</sup> pdfmax					(excluding $G_{11}$ ) at $V_G = 0.4 \text{ V}$ $V_{G_{11}} = 5.3 \text{ V}$	1; 3			
Propagation delay times from G11 to Q										
Rise propagation delay time	<sup>t</sup> pdrmax	_	100	- ns	6.0	$V_{pd} = 1.5 \text{ V; N = 6}$ $CL = 100 \text{ pF}$ $V_{G1} = 0 \text{ V}$ all other inputs at $V_{G} = 6.0 \text{ V}$	1; 3			
Fall propagation delay time	<sup>t</sup> pdfmax	-	120	- ns	6.0	all other inputs at V <sub>G</sub> = 6.0 V				



### CHARACTERISTICS (continued)

#### DYNAMIC DATA




Fig. 1 Equivalent load for N = 6;  $C_L$  1) = 100 pF




Fig. 2 Switch S2 in position a Switch S1 in position a

Fig. 3 Switch S1 in position a Switch S2 in position b or

Waveforms illustrating measurement of  $t_{pdr}$  and  $t_{pdf}$ .

1) Including probe and jig capacitance.


Switch S1 in position b Switch S2 immaterial




standard temperature range

The FC family of DTL silicon monolithic integrated circuits has been designed for medium speed digital applications in computing, office electronics, telecommunication, instrumentation and industrial control.

## SINGLE 4-BIT DECODER





### PACKAGE OUTLINE

16 lead plastic dual in-line (type A) (See General Section)

QUICK REFERENCE DATA							
Supply voltage	$V_{\mathrm{P}}$	6.0	<u>+</u> 5%	V			
Operating ambient temperature range	$T_{amb}$	0 to	+75	oC			
Average propagation delay time N = 1, C <sub>w</sub> = 40 pF, T <sub>amb</sub> = 25 °C	<sup>t</sup> pd	€	100	ns			
Available d.c. fan out T <sub>amb</sub> = 0 to +75 <sup>o</sup> C	$N_a$	≥	9				
D.C. noise margin T <sub>amb</sub> = 25 °C	${ m M}_{ m L}$	≽	0.6	V			
Power consumption $50\%$ duty cycle, $T_{amb} = 25$ °C	$P_{\mathbf{av}}$	typ.	250	mW			


The FCH301 is a fast binary (8-4-2-1) to decimal decoder formed by  $18\,\mathrm{gate}$  functions. All outputs except the decoded one stay HIGH. If the input does not conform to the 8-4-2-1 code, all outputs remain HIGH.

decoder

# FC family

standard temperature range

#### CIRCUIT DIAGRAMS





standard temperature range

## **FCH301**

decoder

#### **FUNCTION TABLE**

$G_4$	G <sub>3</sub>	$G_2$	G1	Q <sub>0</sub>	$Q_1$	$Q_2$	. Q3	$Q_4$	Q5	$Q_6$	$Q_7$	$Q_8$	Q9
L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н
L	L	Н	L	Н	Н	L	Н	Η	Н	Н	Н	Н	Η
L	L	Н	Н	Н	Н	Н	L	Η	Н	Н	Н	Н	Н
L	Н	L	L	Н	Н	Н	Η	L	Н	Н	Η	Н	Н
L	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н	Н
L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	Н	Н	Н
L	Н	Н	Н	Н	Н	Н-	Η	Н	Н	Н	L	Н	Η
Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
Н	L	L	Н	Н	Η	Н	Η	Η	Н	Н	Н	Н	L
Н	L	Н	L	Н	Η	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	Н	Η	Н	Н	Н	Н	Η	Н	Н	Н	Н	Н
Н	Н	L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	Н	L	Н	Н	Η	Н	Н	Н	Н	Н	Н	Н	Н
Н	Н	Н	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н
Н	· H	Η	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н

#### LOGIC FUNCTIONS

$$Q_0 = \overline{G_1} \cdot \overline{G_2} \cdot \overline{G_3} \cdot \overline{G_4}$$

$$Q_1 = \overline{G_1} \cdot \overline{G_2} \cdot \overline{G_3} \cdot \overline{G_4}$$

$$Q_2 = \overline{G_1} \cdot G_2 \cdot \overline{G_3} \cdot \overline{G_4}$$

$$Q_3 = \overline{G_1} \cdot G_2 \cdot \overline{G_3} \cdot \overline{G_4}$$

$$Q_4 = \overline{G_1} \cdot \overline{G_2} \cdot \overline{G_3} \cdot \overline{G_4}$$

$$Q_6 = \overline{G_1} \cdot G_2 \cdot G_3 \cdot \overline{G_4}$$

$$Q_7 = \overline{G_1} \cdot G_2 \cdot G_3 \cdot \overline{G_4}$$

$$Q_8 = \overline{G_1} \cdot \overline{G_2} \cdot \overline{G_3} \cdot \overline{G_4}$$

$$Q_9 = \overline{G_1} \cdot \overline{G_2} \cdot \overline{G_3} \cdot \overline{G_4}$$

$$Q_9 = \overline{G_1} \cdot \overline{G_2} \cdot \overline{G_3} \cdot \overline{G_4}$$

H = HIGH state (the more positive voltage)
L = LOW state (the less positive voltage)

### RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Supply voltage at Tamb: max. 40 °C	$v_p$	max.	8.0	V
Output voltage	$v_Q$	max.	8.0	V
Input voltage	$v_G$	max.	8.0	ν
Input current 1)	$-I_G$	max.	20	mA
Voltage difference between any two inputs		max.	8.0	V
Storage temperature	$T_{ extsf{stg}}$	-35 to +	125	$^{\mathrm{o}}\mathrm{C}$
Operating ambient temperature	$T_{amb}$	0 to	+75	$^{\mathrm{o}}\mathrm{C}$

1) At this limit, input voltage typ.: -1.5 V.

## **FCH301**

decoder

FC family standard temperature range

#### SYSTEM DESIGN DATA

Operating ambient temperature	$T_{amb}$	0 to	+75	oC
Uniform system voltage	$V_{\mathbf{P}}$	5.7 to	6.3	V
Available d.c. fan out	N <sub>a</sub>		9	
D.C. noise margin	$_{\mathrm{M}_{\mathrm{H}}}^{\mathrm{M}_{\mathrm{L}}}$	min. min.	0.4 2.9	
Average propagation delay time	t <sub>pd</sub>		1.00	ns
Equivalent input capacitance	$c_G$	typ.	4	pF
Power dissipation	$P_{tot}$	max.	300	mW

#### **CHARACTERISTICS**

			T <sub>amb</sub> (°C)				Conditions and References		
		0	25	75		V <sub>P</sub> (V)			
STATIC DATA Output voltage LOW at:	V <sub>QLmax</sub>	0.4	0.4	0.4	V	5.7 and 6.3	For the proper combination of inputs to be HIGH		
Output current LOW	I <sub>QLmax</sub> I <sub>QLmax</sub>		14.9 17.1		mA mA	5.7 6.3	or LOW see Function Table		
Output voltage HIGH	V <sub>QHmin</sub>	5.2	5.2	5.2	V	5.7	-IQ = 0		
Input voltage LOW	V <sub>GLmax</sub>	1.0	1.0	0.8	V	5.7 and 6.3			
Input voltage HIGH	V <sub>GHmin</sub>	2.6	2.5	2.4	V	5.7 and 6.3			
Input current LOW	-I <sub>GLmax</sub>	1.75	1.65	1.55	mA	5.7	$V_G = 0.4 V$		
	-I <sub>GLmax</sub>	2.0	1.9	1.8	mΑ	6.3	$V_G = 0.4 V$		
Input current HIGH	I <sub>GHmax</sub>	1.0	1.0	25	μΑ		V <sub>G</sub> = 6.3 V other inputs 0 V		
Supply current IPmax		_	-	48	mA	6.3	G inputs 0 V		


# FC family FC

## standard temperature range

## CHARACTERISTICS (continued)

		T <sub>amb</sub> (°C)					Conditions and References
		0	25	75		V <sub>P</sub> (V)	
DYNAMIC DATA*)							
Rise propagation delay time	<sup>t</sup> pdr max	-	110	-	ns		$ \begin{cases} V_{pd} = 1.5 \text{ V} \\ N = 1; C_{L} = 40 \text{ pF} \end{cases} $
	<sup>t</sup> pdr max	-	30	_	ns		$\begin{cases} V_{pd} = 1.5 \text{ V} \\ N = 8; C_L = 70 \text{ pF} \end{cases}$
Fall propagation delay time	<sup>t</sup> pdf max	-	85	-	ns		$\begin{cases} V_{pd} = 1.5 \text{ V} \\ N = 1; C_{L} = 40 \text{ pF} \end{cases}$
	<sup>t</sup> pdf max	-	100	-	ns		$\begin{cases} V_{pd} = 1.5 \text{ V} \\ N = 8; C_{L} = 70 \text{ pF} \end{cases}$

<sup>\*)</sup> See figures below



diodes FCY101

 $\frac{Waveforms}{l}$  and loading circuit illustrating measurement of  $t_{\mbox{pdr}}$  and  $t_{\mbox{pdf}}$  locluding probe and jig capacitance


≣



inverters

standard temperature range

The FC family of DTL silicon monolithic integrated circuits has been designed for medium speed digital applications in computing, office electronics, telecommunication, instrumentation and industrial control.



The fan-in of the circuits can easily be expanded by means of a diode array. The outputs of these inverters may be interconnected to perform the AND-OR-NOT function.

non-R<sub>c</sub>

N = 6,  $C_W = 60 \text{ pF}$ ,  $T_{amb} = 25 \text{ }^{\circ}\text{C}$ 

Available d.c. fan out to FC gates

Power consumption per inverter 50% duty cycle,  $T_{amb} = 25$  °C

 $T_{amb} = 0 \text{ to } + 75 \text{ }^{\circ}\text{C}$ 

PACKAGE OUTLINES: 14 lead plastic dual in-line (type A). (See General Section)

**=** 

30 ns

11

mW

mW

typ.

typ.

typ.

t<sub>pd</sub>

 $N_a$ 


 $P_{av}$ 

# H321 FC family


inverters

standard temperature range

#### CIRCUIT DIAGRAMS



FCH321



#### LOGIC FUNCTION

1. Individual inverter operation



Function table

E <sub>i</sub>	Q
L	Н
Н	L

 $Q = E_i$  for positive logic

2. Individual gate operation

G <sub>i</sub>	
	7Z 55260.2

Q =  $\overline{G_i \cdot G_j}$  for positive logic


Function table

Gi	G <sub>j</sub>	Q
L	X	Н
X	L	Н
Н	Н	L

inverters

### LOGIC FUNCTION (continued)

#### 3. Commoned gate operation



Function table

$G_i$	Gj	$G_{\mathbf{k}}$	Gl	Q
L	Х	L	Х	Н
L	Х	Х	L	Н
X	L	L	Х	H
X	L	X	L	Н
Н	Н	X	Х	L
X	Χ.	Н	Н	L

$$Q = (\overline{G_i . G_i}) . (\overline{G_k . G_l}) = (\overline{G_i . G_i}) + (\overline{G_k . G_l})$$
 for positive logic

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

The AND-function is obtained by connecting a diode array to the E input.

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Supply voltage	$v_P$	max.	8.0	V
Output voltage (HIGH state)	$v_Q$	max.	8.0	V
Output current 1)	$-I_Q$	max.	20	mA
Expander input voltages with respect to supply	$v_P$ - $v_E$	max.	8.0	V
Expander input current	$I_{\mathrm{E}}$	max.	5.0	mA
Storage temperature	$T_{ m stg}$	-55 to	+125	°C
Operating ambient temperature	$T_{amb}$	0 to	+75	oC



<sup>1)</sup> For negative output voltage.

## FCH311 FCH321


inverters

## **FC** family


standard temperature range

# ${\bf SYSTEM\ DESIGN\ DATA}$ (both non-R $_{C}$ and R $_{C})$

Uniform system temperature $T_{amb}$ 0 to +75 $^{\circ}$ Uniform system supply voltage $V_{p}$ 5.7 to 6.3 $^{\circ}$ Available d.c. fan out to FC gates $N_{a}$ $\geq$ 8	
Available d.c. fan out to FC gates $N_a \geq 8$	'C
	7
Averaged propagation delay time with BAX13 diode $t_{pd}$ max. 75 m	.S
Increase of $t_{pdf}$ with increasing expander capacitance for $C_{w}$ = 0 to 100 pF $\Delta t_{pdf}$ typ. 1.4 n.	.s/pF
Equivalent output capacitance $C_{ m Q}$ typ. 10 p.	F
Pav	nA nA
amb	nW nW



 $t_{\mbox{\scriptsize pdr}}$  versus  $C_L$  for both BAX13 and FCY101 as input diode



 $t_{\mbox{\scriptsize pdf}}$  versus  $C_L$  for BAX13 and FCY101 as input diode



standard temperature range

## FCH311 FCH321

inverters

## **CHARACTERISTICS** of FCH311 (non $R_c$ )

		T <sub>amb</sub> (°C)					Conditions and	
		0	+25	+75		V <sub>P</sub> (V)	references	
STATIC DATA				0.4		5.7	. 50 4	
Output voltage LOW at:	V <sub>QLmax</sub>	0.4	0.4	0.4	V	and 6.3	$-I_E = 50 \mu A$	
Output current LOW	I <sub>QLmax</sub>		15.1 17.0	14.2 16.0	mA mA	5.7 6.3		
Expander input voltage HIGH	V <sub>EHmax</sub>	3.0	2.8	2.6	V	5.7 and	$\begin{cases} I_{QL} = I_{QL} \text{ max} \end{cases}$	
						6.3	$I - I_E = 50 \mu A$	
Input current LOW	-I <sub>ELmax</sub>	1.75 2.0	1.65 1.9	1.55	mA mA	5.7 6.3		
at: Expander input					mA	0.3		
voltage LOW	V <sub>EL</sub>	1.05	1.00	0.90	V	5.7		
Output current HIGH	IQHmax	70	70	70	μΑ	and 6.3	V <sub>Q</sub> = 5.3 V	
Expander input voltage LOW	V <sub>ELmax</sub>	1.8	1.7	1.4	v	5.7 and 6.3		
Supply current at:	I <sub>PHmax</sub>	12.0	11.4	10.8	mA	6.3		
Expander input voltage LOW Supply current	V <sub>EL</sub> I <sub>PLmax</sub>		1.00 10.2	0.90 10.2		6.3	Expander inputs floating	
DYNAMIC DATA see also page 7	<sup>t</sup> pdr max	-	85	_	ns	6.0	$R = 4 k\Omega$ $C_{L} = 40 pF$	
Rise propagation delay time	<sup>t</sup> pdr max	-	70	-	ns	6.0	$R = 670 \Omega$ $C_{L} = 60 pF$	
	<sup>t</sup> pdf max	-	65	-	ns	6.0	$R = 4 k\Omega$ $C_{L} = 40 pF$	
Fall propagation delay time	<sup>t</sup> pdf max	-	85	-	ns	6.0	R = 670 Ω C <sub>L</sub> = 60 pF	



## **FCH311 FCH321**

inverters

FC family standard temperature range

**CHARACTERISTICS** of FCH321 ( $R_c$ )

		T <sub>amb</sub> (°C)					Conditions and references
		0	+25	+75		Vp (V)	
STATIC DATA Output voltage LOW	V <sub>QLmax</sub>	0.4	0.4	0.4	v	5.7 and 6.3	
at: Output current LOW	I <sub>QLmax</sub>	14.0 16.0		12.4 14.4		5.7 6.3	
Expander input voltage HIGH	V <sub>EHmax</sub>	3.0	2.8	2.6	v	5.7 and 6.3	dr dr
Output voltage HIGH	V <sub>QHmin</sub>	5.3 4.1	5.3 4.1	5.3 3.9		5.7 5.7	$I_{Q} = 0$ $I_{Q} = -200 \ \mu A$
Expander input voltage LOW	$v_{\mathtt{ELmax}}$	1.8	1.7	1.4	V	5.7 and 6.3	
Input current LOW at:	-I <sub>ELmax</sub>	1.75 2.0	1.65 1.9	1.55 1.8	mA mA	5.7 6.3	
Expander input voltage LOW	$v_{EL}$	1.05	1.00	0.90	v		
Output current LOW (AND-OR-NOT function)	-I <sub>QLLmax</sub>	2.2	2.1	2.0	mA	6.3	Expander inputs LOW Output forced LOW externally to $V_Q$ = 0.4 V
Supply current	I <sub>PLmax</sub>	25.2	22.8	21.6	mA	6.3	Expander inputs floating
DYNAMIC DATA see also page 7 Rise propagation	<sup>t</sup> pdr max	_	85	_	ns	6.0	$R = 4 k\Omega$ $C_{L} = 40 pF$
delay time	<sup>t</sup> pdr max	-	70	-	ns	6.0	$R = 670 \Omega$ $C_{L} = 60 \text{ pF}$
Fall propagation	<sup>t</sup> pdf max	-	65	-	ns	6.0	$R = 4 k\Omega$ $C_{L} = 40 pF$
delay time	<sup>t</sup> pdf max	_	85	-	ns	6.0	$R = 670 \Omega$ $C_{L} = 60 \text{ pF}$




standard temperature range


## FCH311 FCH321


inverters

### CHARACTERISTICS (continued)

## DYNAMIC DATA







Waveforms and loading circuits, illustrating measurement of  $t_{\mbox{\scriptsize pdr}}$  and  $t_{\mbox{\scriptsize pdf}}.$ 



<sup>1)</sup> Including probe and jig capacitance





flip-flop

The FC family of DTL silicon monolithic integrated circuits has been designed for medium speed digital applications in computing, office electronics, telecommunication, instrumentation and industrial control.

standard temperature range

## SINGLE JK FLIP-FLOP





QUICK REFERENCE DATA							
Supply voltage	V <sub>P</sub>	6.0 ± 5%	V				
Operating ambient temperature range	$T_{amb}$	0 to $+75$	oC				
Clock rate	$f_c$	typ. 10	MHz				
Available d.c. fan out T <sub>amb</sub> = 0 to +75 <sup>o</sup> C	N <sub>a</sub>	≥ 8					
D.C. noise margin T <sub>amb</sub> = 25 °C	$^{ m M_L}$	typ. 1.2	V				
Power consumption $50\%$ duty cycle, $T_{amb} = 25$ °C	P <sub>av</sub>	typ. 36	mW				

The FCJ101 performs the JK flip-flop operation. Three J and three K inputs permit an additional AND operation. Triggering occurs at the falling edge of a T signal. The direct-set inputs (overriding any other inputs) are active at the LOW level. The circuitry incorporates bi-directional outputs for driving capacitive loads. Typical applications are in high speed counters and shift registers.

PACKAGE OUTLINE: 14 lead plastic dual in-line (type A). (See General Section)


flip-flop

## FC family


standard temperature range

9330 324 30XX0

#### CIRCUIT DIAGRAM



### LOGIC DIAGRAM (to MIL standard 806B)





#### **FUNCTION TABLES**

### 1. Trigger action via T terminal

T = 1	HIGH	T = LOW					
J	K	Q <sub>1</sub>	$Q_2$				
Н	Н	reversed					
L	Н	L	Н				
Н	L	Н	L				
L	L	no change					

The information on J and K is transferred into the flip-flop by T becoming HIGH. When T subsequently goes LOW the outputs will assume the levels shown in the table. Inputs  $\mathsf{S}_1$  and  $\mathsf{S}_2$  should be HIGH or floating.

$$\left. \begin{array}{l} J = J_1 \ . \ J_2 \ . \ J_3 \\ K = K_1 \ . \ K_2 \ . \ K_3 \end{array} \right\} \ {\rm for \ positive \ logic}$$

#### 2. Set or reset via S terminals

$s_1$	S <sub>2</sub>	Q <sub>1</sub>	$Q_2$			
Н	L	L	Н			
L	Н	Н	L			
L	L	Н	Н			
Н	Н	no change				

The set inputs override the other inputs and directly determine the outputs of the flip-flop.

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

## RATINGS (Limiting values) 1)

Supply voltage	$V_{\mathbf{P}}$	max.	8.0	V
Output voltage	$v_Q$	max.	8.0	V
Input voltage	$v_J, v_K, v_T, v_S$	max.	8.0	V
Output current <sup>2</sup> )	$-I_Q$	max.	20	mA
Input current <sup>3</sup> )	$-I_J$ , $-I_K$ , $-I_T$ , $-I_S$	max.	20	mA
Voltage difference between any two inputs		max.	8.0	V
Storage temperature	${ m T_{f stg}}$	-55 to	+125	oC
Operating ambient temperature	$T_{amb}$	0 to	+75	$^{\mathrm{o}}\mathrm{C}$



<sup>1)</sup> Limiting values according to the Absolute Maximum System as defined in IEC publication 134.

<sup>2)</sup> For negative output voltage in LOW state.

<sup>3)</sup> At this limit input voltage typ.: -1.5 V.

## **FCJ101**

flip-flop

FC family standard temperature range

9330 324 30XX0

#### SYSTEM DESIGN DATA

DIDIEM BESION BILLIN				
Uniform system temperature	$T_{amb}$	0 to	+75	oC
Uniform system supply voltage	$v_P$	5.7 to	6.3	V
Available d.c. fan out				
to J or K input to S input to G input	$N_{aJ} = N_{aK}$ $N_{aS}$ $N_{aG}$		8 4 8	
Available a.c. fan out to T input	$N_{aT}$	≽	. 2	
D.C. noise margin				
to T input	$^{ ext{M}_{ ext{L}}}_{ ext{M}_{ ext{H}}}$	min. min.	0.3	V V
to J or K input	$^{ m M}_{ m L}$	min. min.	0.5	V V
to S input	$^{ m M}_{ m L}$ $^{ m M}_{ m H}$	min. min.	0.3	V V
to G input	$^{M}_{L}$ $^{M}_{H}$	min. min.	0.4 1.5	V V
Average propagation delay time	<sup>t</sup> pd	max.	85	ns
Maximum clock rate	$f_c$	≥	6	MHz
Equivalent input capacitances				
for T input for J or K input for S input	C <sub>T</sub> C <sub>J</sub> = C <sub>K</sub> C <sub>S</sub>	typ. typ. typ.	30 20 25	pF pF pF
Supply current (duty cycle 50%)	I <sub>Pav</sub>	typ.	6.0	mA

 $P_{tot}$ 



max. 56 mW

Power dissipation at  $T_{amb}$  = 75  $^{o}C$ 

standard temperature range

## **FCJ101**

flip-flop

## **CHARACTERISTICS**

			T <sub>amb</sub>	(°C)			Conditions and references
		0	+25	+ 75		V <sub>P</sub> (V)	
STATIC DATA							
Output voltage LOW	V <sub>QLmax</sub>	0.4	0.4	0.4	v	5.7 and 6.3	
at: Output current LOW	I <sub>QLmax</sub>		16.5 19.0				
Output voltage HIGH	V <sub>QHmin</sub>	3.8	3.9	4.1	v	5.7	$I_Q = -100 \mu A$
Output voltage HIGH (lowest permissible)	VQHPmin	3.6	3.3	3.0	V	5.7	
at: Output current HIGH	-I <sub>QHmax</sub>	0.85		5.5		ı	
Input current LOW	$-I_{JLmax}$ , $\{$	1.75 2.0	1.65	1.55	mA mA	5.7 6.3	V <sub>J</sub> = V <sub>K</sub> = 0.4V; other inputs floating
	-I <sub>TLmax</sub>	3.5 4.0					V <sub>T</sub> =0.4V; other inputs floating
	-I <sub>SLmax</sub>	3.5 4.0		3.1 3.6	mA mA	5.7 6.3	V <sub>S</sub> =0.4V; other inputs floating
Input current HIGH	-I <sub>JHmax</sub> , -I <sub>KHmax</sub>	1	1	25	μΑ	5.7	$V_J = V_K = 5.3 \text{ V}$ other inputs 0 V
	I <sub>THmax</sub>	2	2	50	μΑ	5.7	V <sub>T</sub> =5.3 V other inputs 0 V
	I <sub>SH</sub> max	2	2	50	μΑ	5.7	V <sub>S</sub> = 5.3 V other inputs 0 V
Supply current	I <sub>Pmax</sub>	_	9	-	mA	6.3	T input LOW J, K, S inputs HIGH



## **FCJ101**

flip-flop

# FC family

standard temperature range

## CHARACTERISTICS

		T <sub>amb</sub> (°C)			;)		Conditions and references	
		0	+25	+75		V <sub>P</sub> (V)		fig.
DYNAMIC DATA		,				5.7 and 6.3		
Change of state	Vent						HIGH level at T	
Input voltage HIGH	V <sub>THmin</sub> V <sub>JHmin</sub> V <sub>KHmin</sub>	3.6	3.3	3.0	v		and Jand/or K to be present si-	1
during: Input time HIGH	tTHmin	50	50	50	ns		multaneously	1
followed by:	$\left(-\frac{\mathrm{dt}}{\mathrm{dV}}\right)_{\mathrm{Tmax}}$	18	18	18	ns/V			1
T-input slope	$\left(-\frac{\mathrm{dt}}{\mathrm{dV}}\right)_{\mathrm{Tmin}}$	4	4	4	ns/V			1
to: T-input voltage LOW	$v_{TLmax}$	0.7	0.7	0.7	v		$t_{TLmin} = t_{pdf}$	1
No change of state								
JK-input voltage LOW	V <sub>JLmax</sub> V <sub>KLmax</sub>	1.1	1.0	0 9	V		J and K turning LOW after T and	2
during: JK-input time LOW	<sup>t</sup> JLmin <sup>t</sup> KLmin	100	100	160	ns		Jand/or Khaving been HIGH si- multaneously	2
Clock skew protection		١.,						
Hold time LOW Hold time HIGH	<sup>t</sup> holdLmax <sup>t</sup> holdHmax	15 7	15 10		ns ns			3
Set or Reset S-input voltage LOW	V <sub>SLmax</sub>	1.0	0.9	0.7	V		active t <sub>SLmin</sub> =t <sub>pdf</sub>	4
S-input voltage HIGH Propagation delay times from T to Q	$v_{\mathrm{SHmin}}$	3.6	3.3	3.0	v		inactive	
Rise propagation delay time	<sup>t</sup> pdr max	-	70	-	ns	6.0	V <sub>pd</sub> = 1.5 V N = 1; C <sub>L</sub> = 60 pF	5
Fall propagation delay time	<sup>t</sup> pdf max	_	100	-	ns	6.0	V <sub>pd</sub> = 1.5 V N = 8; C <sub>L</sub> = 60 pF other output N = 1 C <sub>L</sub> = 60 pF	5



#### CHARACTERISTICS (continued)

#### DYNAMIC DATA




Fig.1. Waveforms illustrating conditions for change of state.




Fig.2. Waveforms illustrating conditions for no change of state.

For no change of state to result:

- a. the time between J or K reaching  $V_{JLmax}$ ,  $V_{KLmax}$  (going LOW) and T reaching  $V_{TLmax}$  (going LOW) must be at least  $t_{JLmin}$ ,  $t_{KLmin}$ .
- b. the time between J or K reaching  $V_{JLmax}$ ,  $V_{KLmax}$  (going HIGH) and T reaching  $V_{TLmax}$  (going LOW) must be less than  $t_{holdL}$ .

standard temperature range

### CHARACTERISTICS (continued)

#### DYNAMIC DATA




Fig.3. Waveforms illustrating conditions for change of state. For a change of state still to result, the time between J or K reaching  $V_{JHmin}$ ,  $V_{KHmin}$  (going LOW) and Treaching  $V_{TLmax}$  (going LOW) must be less than thought




Fig. 4. Waveforms illustrating conditions for set or reset.


standard temperature range


# **FCJ101**


flip-flop

#### **CHARACTERISTICS** (continued)


#### DYNAMIC DATA







Equivalent load for N = 8 and  $C_L^1$ ) = 60 pF



Equivalent load for N = 1 and  $C_L^{-1}$ ) = 60 pF

Fig. 5. Waveforms and loading circuits illustrating measurement of  $t_{\mbox{\scriptsize pdr}}$  and  $t_{\mbox{\scriptsize pdf}}$  .



<sup>1)</sup> Including probe and jig capacitance



standard temperature range


**FCJ111** 

flip-flop

The FC family of DTL silicon monolithic integrated circuits has been designed for medium speed digital applications in computing, office electronics, telecommunication, instrumentation and industrial control.

### SINGLE JK MASTER-SLAVE FLIP-FLOP





QUICK REFERENCE DATA						
Supply voltage	V <sub>P</sub>	6.0 ±	5%	V		
Operating ambient temperature range	$T_{amb}$	0 to +	75	oC		
Clock rate	$f_{\mathbf{c}}$	typ.	5	MHz		
Available d.c. fan-out T <sub>amb</sub> = 0 to 75 °C	$N_a$	≽	8			
D.C. noise margin T <sub>amb</sub> = 25 °C	$M_{\mathbf{L}}$	typ. 1	.2	v		
Power consumption 50% duty cycle, T <sub>amb</sub> = 25 °C	$P_{av}$	typ. (	67	mW		

The FCJ111 is a direct-coupled JK flip-flop, operating on the master-slave principle. Operation depends on voltage levels only, i.e. rise and fall times of all input signals, including the trigger signal, are immaterial. The J, K and Tinputs are logically equivalent, allowing the use of J and K for triggering. The direct set-inputs (overriding any other inputs) are active at the LOW level.

PACKAGE OUTLINE: 14 lead plastic dual in-line (type A). (See General Section)




flip-flop


# FC family

standard temperature range

### CIRCUIT DIAGRAM



LOGIC DIAGRAM(to MIL standard 806B)





#### FC family standard temperature range

#### **FUNCTION TABLES**

1. Trigger action via T terminal (each flip-flop)

T = HIGH		T = LOW		
J	K	$Q_1$	Q <sub>2</sub>	
Н	Н	reversed		
L	Н	L	Н	
Н	L	Н	L	
L	L	no change		

2. Trigger action via J and K terminals

J	K	$Q_1$	$Q_2$		
H <b>→</b> L	X	Н	L		
X	H <b>→</b> L	L	Н		
H <b>→</b> L	H <b>→</b> L	reversed			

3. Set or reset via S terminals

$s_1$	$S_2$	Q <sub>1</sub>	$Q_2$	
Н	L	L	Н	
L	Н	Н	L	
L	L	indeterminate		
Н	Н	no change		

The information on I and K is transferred into the master by T becoming HIGH.

When T subsequently goes LOW the outputs will assume the levels shown in the table. Inputs S<sub>1</sub> or S<sub>2</sub> should be HIGH or floating.

If J or K go LOW with T HIGH, Q1 and Q2 assume the state shown. If both J and K go LOW with T HIGH, the outputs of Q1 and Q2 are reversed (exactly as if J and K remained HIGH and T were triggered). When triggering on J and K the T input requirements VTH and VTL (see CHAR-ACTERISTICS) apply to J and K. S<sub>1</sub> and S<sub>2</sub> should be HIGH or floating.

The set inputs override the other inputs and directly determine the outputs of the flip-flop.

In the case of both set inputs going LOW the first to reach LOW will determine the output conditions.

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	$v_p$	max.	8.0	V
Output voltage	$v_Q$	max.	8.0	V
Input voltage	$v_J, v_K, v_T, v_S$	max.	8.0	V
Output current 1)	$-I_Q$	max.	20	mA
Input current <sup>2</sup> )	$-I_J$ , $-I_K$ , $-I_T$ , $-I_S$	max.	20	m A
Voltage difference between any two inputs		max.	8.0	V
Storage temperature	$T_{\mathbf{stg}}$	-55 to	+125	oC
Operating ambient temperature	$T_{amb}$	0 to	+75	oC

<sup>1)</sup> For negative output voltage.

<sup>2)</sup> At this limit input voltage typ.: -1.5 V.

flip-flop

FC family standard temperature range

#### SYSTEM DESIGN DATA

Uniform system temperature	$T_{amb}$	0 to +75		oC
Uniform system supply voltage	$v_P$	5.7 to 6.3		V
Available d.c. fan out				
to T input	$N_{aT}$	≥	4	
to J or K input	$N_{aJ} = N_{aK}$	≥	8	
to S input	$N_{aS}$	≽	5	
to G input	$N_{aG}$	≥	8	
D.C. noise margin				
to T input	$_{ m M_{ m H}}^{ m L}$	min. min.		V V
to J or K input	$_{ m M}_{ m L}$	min. min.		V V
to S input	$^{ m M}_{ m L}$ $^{ m M}_{ m H}$	min. min.		V V
to G input	$_{ m M}_{ m L}$	min. min.		V V
Average propagation delay time	<sup>t</sup> pd	max.	150	ns
Maximum clock rate	$f_{\mathbf{c}}$	≥	3	MHz
Equivalent input capacitances				
for T input	$C_{\mathrm{T}}$	typ.	8	pF
for J or K input	$C_J = C_K$	typ.	4	pF
for S input	$C_{S}$	typ.	8	pF
Supply current (duty cycle 50%)	$I_{Pav}$	typ.	11.2	mA

 $P_{tot}$ 



Power dissipation at  $T_{amb}$  = 75  $^{o}C$ 

max. 110 mW

FC family standard temperature range

flip-flop

5

### CHARACTERISTICS

		T <sub>amb</sub> (°C)			(	Conditions and references	
			+25	+ 75		V <sub>P</sub> (V)	
STATIC DATA							
Output voltage LOW	V <sub>QLmax</sub>	0.4	0.4	0.4	v	5.7 and 6.3	
at: Output current LOW	I <sub>QLmax</sub>	14.0 16.0	13.2 15.2	12.4 14.4		5.7 6.3	
Output voltage HIGH	V <sub>QHmin</sub>	5.3	5.4	5.3	V	5.7	I <sub>Q</sub> = 0
Output voltage HIGH (lowest permissible)	V <sub>QHPmin</sub>	3.9	3.5	2.8	V	5.7	
at: Output current HIGH	-I <sub>QHmax</sub>	350	450	550	μΑ	5.7	
Input current LOW	-I <sub>JLmax</sub> , {	1.75	1.65	1.55	mA mA	5.7 6.3	V <sub>I</sub> = V <sub>K</sub> =0.4V; other inputs floating
	-I <sub>TLmax</sub>	3.5 4.0	3.3 3.8	3.1 3.6	mA mA	5.7 6.3	V <sub>T</sub> = 0.4V; other inputs floating
	-I <sub>SLmax</sub>	2.7 3.0	2.6	2.4	mA mA	5.7 ′6.3	V <sub>S</sub> =0.4V;other inputs floating
Input current HIGH	I <sub>JHmax</sub> , I <sub>KHmax</sub>	l	1	25	μΑ	5.7	V <sub>J</sub> = V <sub>K</sub> = 5.3 V other inputs 0 V
	I <sub>THmax</sub>	2	2	50	μΑ	5.7	V <sub>T</sub> = 5.3 V other inputs 0 V
	I <sub>SHmax</sub>	2	2	50	μΑ	5.7	V <sub>S</sub> = 5.3 V other inputs 0 V
Supply current	I <sub>Pmax</sub>	-	20	_	mA	6.3	J, K, S,T inputs HIGH

6

FC family standard temperature range


### CHARACTERISTICS

		T <sub>amb</sub> (°C)			Conditions and references			
		0	+25	+75		Vp (V)		fig.
DYNAMIC DATA				,		5.7 and 6.3		
Change of state								
Input voltage HIGH	V <sub>THmin</sub> V <sub>JHmin</sub> VKHmin	3.1	2.9	2.5	V		HIGH level at T and J and/or K to be present simul-	1
during: T-input time HIGH	<sup>t</sup> THmin	100	100	100	ns		taneously	1
to: Input voltage LOW	$V_{TLmax}$	1.3	1.1	0.9	V		tTLmin = t <sub>pdr</sub>	1
No change of state  JK input voltage LOW	VJLmax VKLmax	1.8	1.6	1.3	V		LOW level at J and K to be present prior to T turning HIGH and to re- main present dur- ing T is HIGH	
Clock skew protection								
Hold time	<sup>t</sup> holdmax	20	20	20	ns			2
Set or Reset								
S input voltage LOW	V <sub>SLmax</sub>	1.2	1.0	0.8	V		{active t <sub>SLmin</sub> = t <sub>pdr</sub>	3
S input voltage HIGH	V <sub>SHmin</sub>	3.1	2.9	2.5	V		inactive	
DYNAMIC DATA								
Propagation delay times from T to Q								
Rise propagation delay time	<sup>t</sup> pdr max	-	200	-	ns		$\begin{cases} V_{pd} = 1.5 \text{ V} \\ N = 1; C_L = 60 \text{ pF} \\ \text{other output} \\ N = 8; C_L = 56 \text{ pF} \end{cases}$	4
Fall propagation delay time	<sup>t</sup> pdf max	-	100	_	ns		$\begin{cases} V_{pd} = 1.5 \text{ V} \\ N = 8; C_{L} = 56 \text{ pF} \end{cases}$	4

October 1969

# CHARACTERISTICS (continued)

### DYNAMIC DATA



standard temperature range

Fig. 1. Waveforms illustrating conditions for change of state.




Fig. 2. Waveforms illustrating conditions for no change of state.




Fig. 3. Waveforms illustrating conditions for set or reset.




flip-flop


# FC family


standard temperature range

#### CHARACTERISTICS (continued)


#### DYNAMIC DATA







Equivalent load for N = 8 and  $C_L^1$ ) = 56 pF



Equivalent load for N=1 and  $CL^1$ ) = 60 pF


Fig. 4. Waveforms and loading circuits illustrating measurement of  $t_{\mbox{\scriptsize pdr}}$  and  $t_{\mbox{\scriptsize pdf}}$  .


<sup>1)</sup> Including probe and jig capacitance

standard temperature range

The FC family of DTL silicon monolithic integrated circuits has been designed for medium speed digital applications in computing, office electronics, telecommunication, instrumentation and industrial control.

### DUAL JK MASTER-SLAVE FLIP-FLOP





QUICK REFERENCE DATA						
Supply voltage	V <sub>P</sub>	6.0 <u>+</u>	5%	V		
Operating ambient temperature range	$T_{amb}$	0 to +	75	oC		
Clock rate	$f_c$	typ.	7	MHz		
Available d.c. fan out T <sub>amb</sub> = 0 to +75 <sup>o</sup> C	Na	≽	8			
D.C. noise margin T <sub>amb</sub> = 25 °C	${ m M}_{ m L}$	typ.	.2	V		
Power consumption $50\%$ duty cycle, $T_{amb} = 25$ °C (each flip-flop)	$P_{av}$	typ.	50	mW		


The FCJ121 comprises two independent direct coupled JK flip-flops, operating on the master-slave principle. Operation depends on voltage levels only, i.e. rise and fall times of all input signals including trigger signals are immaterial. The common set-input (overriding any other inputs) is active at the LOW level. Typical applications are in medium speed counters.


PACKAGE OUTLINE: 14 lead plastic dual in-line (type A). (See General Section)

=

standard temperature range

### CIRCUIT DIAGRAM





FC family standard temperature range

dual flip-flop

#### **FUNCTION TABLES**

1. Trigger action via T terminal (each flip-flop)

T = HIGH		T = LOW			
Ј <sub>1</sub> Ј2	К <sub>1</sub> К2	$\begin{smallmatrix} \mathrm{Q}_1\\ \mathrm{Q}_3\end{smallmatrix}$	$\begin{smallmatrix} \mathbf{Q_2} \\ \mathbf{Q_4} \end{smallmatrix}$		
Н	Н	reverse			
L	Н	L	Н		
Н	L	Н	L		
Ι.	ΙŢ.	no change			

The information on J and K is transferred into the master by T becoming HIGH. When T subsequently goes LOW the outputs will assume the levels shown in the table. Input S2 should be HIGH or floating.

For the flip-flop with two J-inputs:  $J = J_2 \cdot J_3$  for positive logic

2. Set or Reset via  $\mathbf{S}_2$  terminal (both flip-flops)

$S_2$	$Q_1$	Q <sub>2</sub>
S4	Q <sub>3</sub>	$Q_4$
L	L	Н
Н	no ch	ange

The set input overrides the other inputs and directly determines the outputs of both flip-flops.

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

**RATINGS** (Limiting values) 1)

Supply voltage	$V_{\mathbf{P}}$	max.	8.0	V
Output voltage	$v_{ m Q}$	max.	8.0	V
Input voltage	$v_J, v_K, v_T, v_S$	max.	8.0	V
Output current <sup>2</sup> )	$-I_Q$	max.	20	mA
Input current 3)	$-I_{\mathrm{I}}$ , $-I_{\mathrm{K}}$ , $-I_{\mathrm{T}}$ , $-I_{\mathrm{S}}$	max.	20	mA
Voltage difference between any two inputs	v	max.	8.0	V
Storage temperature	$T_{\mathbf{stg}}$	-55 to	+125	$^{\mathrm{o}}\mathrm{C}$
Operating ambient temperature	T <sub>amb</sub>	0 to	+75	oC



<sup>1)</sup> Limiting values according to the Absolute Maximum System as defined in IEC publication 134.

<sup>2)</sup> For negative output voltage in LOW state.

<sup>3)</sup> At this limit input voltage typ.: -1.5 V

dual flip-flop

FC family standard temperature range

#### SYSTEM DESIGN DATA

SISIEM DESIGN DATA			
Uniform system temperature	$T_{amb}$	0 to +75	oC
Uniform system supply voltage	$v_P$	5.7 to 6.3	V
Available d.c. fan out			
to T input	$N_{aT}$	≥ 3	
to J or K input	$N_{aJ} = N_{aK}$	≥ 10	
to S input	$N_{aS}$	≥ 2	
to G input	$N_{aG}$	≥ 8	
D.C. noise margin			
to T input	$^{ m M}_{ m L}$ $^{ m M}_{ m H}$	min. 0.3 min. 1.2	V V
to J or K input	$^{\mathrm{M}}_{\mathrm{L}}$	min. 0.7 min. 1.2	V V
to S input	$^{\mathrm{M}}_{\mathrm{L}}$	min. 0.3 min. 1.9	V V
to G input	$^{\mathrm{M}_{\mathrm{L}}}_{\mathrm{M}_{\mathrm{H}}}$	min. 0.4 min. 1.5	V V
Average propagation delay time	t <sub>pd</sub>	max. 105	ns
Maximum clock rate	$f_{\mathbf{C}}$	≥ 5	MHz
Equivalent input capacitances			
for T input	$c_{\mathrm{T}}$	typ. 12	pF
for J or K input	$C_J = C_K$	typ. 4	pF
for S input	$C_{\mathbf{S}}$	typ. 16	pF
Supply current (duty cycle $50\%$ ) 1)	$I_{Pav}$	typ. 16.8	mA
Power dissipation at $T_{amb} = 75  {}^{\circ}C^{-1}$ )	$P_{tot}$	max. 150	mW



 $<sup>\</sup>overline{\text{l)}}$  Both flip-flops together.

FC family standard temperature range

# **FCJ121**

dual flip-flop

### **CHARACTERISTICS**

		T <sub>amb</sub> (°C)			T <sub>amb</sub> (°C) Conditions and references		
		0	+25	+ 75		v <sub>P</sub> (V)	
STATIC DATA							
Output voltage LOW	$v_{QL}$	0.4	0.4	0.4	v	5.7 and 6.3	
at: Output current LOW	I <sub>QLmax</sub>	14.0 16.0	16.5 19.0	12.4 14.4	mA mA	5.7 6.3	
Output voltage HIGH	V <sub>QHmin</sub>	3.8	3.9	4.1	V	5.7	$I_Q = -100 \mu\text{A}$
Output voltage HIGH (lowest permissible)	VQHPmin	3.6	3.3	3.0	V	5.7	
at: Output current HIGH	-IQHmax	0.85	3.3	5.5	mA	5.7	
Input current LOW	-I <sub>JLmax</sub> , {	1.4	1.3 1.5	1.2 1.4	mA mA	5.7 6.3	V <sub>I</sub> = V <sub>K</sub> = 0.4V; other inputs floating
	-I <sub>TLmax</sub>	4.0 4.5	3.8 4.2	3.5 3.9	mA mA	5.7 6.3	VT = 0.4 V; other linputs floating
	-I <sub>SLmax</sub>	5.7 6.6	5.5 6.3	5.2 5.8	mA mA	5.7 6.3	V <sub>S</sub> = 0.4 V; other inputs floating
Input current HIGH	IJHmax , IKHmax	1	1	25	μΑ	5.7	$V_J = V_K = 5.3 V$ other inputs 0 V
	I <sub>THmax</sub>	3	3	75	μΑ	5.7	V <sub>T</sub> =5.3 V other inputs 0 V
	I <sub>SHmax</sub>	4	4	100	μΑ	5.7	V <sub>S</sub> = 5.3 V other inputs 0 V
Supply current (both flip-flops together)	I <sub>Pmax</sub>	-	26.7	-	mA	6.3	T input LOW J, K, S inputs HIGH



dual flip-flop

# FC family

standard temperature range

#### CHARACTERISTICS

			Tamb	o (°C)	)		Conditions and references	
		0	+25	+75		V <sub>P</sub> (V)		fig.
DYNAMIC DATA						5.7 and 6.3		
Change of state								
Input voltage HIGH	V <sub>THmin</sub> V <sub>JHmin</sub> V <sub>KHmin</sub>	2.6	2.3	1.9	V		HIGH level at T and J and/or K to be present simul-	1
during: Input time HIGH	t <sub>THmin</sub>	60	60	60	ns		taneously	1
to: T-input voltage LOW	V <sub>TLmax</sub>	1.0	1.0	0.7	V		tTLmin = tpdf	1
No change of state							L cow i	
J/K input voltage LOW	V <sub>J</sub> Lmax VKLmax	1.6	1.4	1.1	V		LOW level at J and K to be pre- sent prior to T turning HIGH and to remain present during T is HIGH	2
Clock skew protection								
Hold time	t <sub>hold max</sub>	10	10	10	ns			2
Reset								
S input voltage LOW	V <sub>SLmax</sub>	1.0	1.0	0.7	V		{ active t <sub>SLmin</sub> = t <sub>pdf</sub>	3
S input voltage HIGH	$V_{SHmin}$	1.9	1.8	1.6	V		inactive	
DYNAMIC DATA								
Propagation delay times from T to Q								
Rise propagation delay time	<sup>t</sup> pdr max	-	90	-	ns	6.0	$ \begin{cases} V_{pd} = 1.5 \text{ V} \\ N = 1; C_{L} = 60 \text{ pF} \end{cases} $	4
Fall propagation delay time	<sup>t</sup> pdf max	_	120	-	ns	6.0	$\begin{cases} V_{pd} = 1.5 \\ N = 8; C_{L} = 60 \text{ pF} \\ \text{other output:} \\ N = 1; C_{L} = 60 \text{ pF} \end{cases}$	4



# CHARACTERISTICS(continued)

#### DYNAMIC DATA




Fig. 1. Waveforms illustrating conditions for change of state.




Fig. 2. Waveforms illustrating conditions for no change of state.




Fig. 3. Waveforms illustrating conditions for set or reset.


dual flip-flop


# FC family


standard temperature range

#### CHARACTERISTICS (continued)


### DYNAMIC DATA







Equivalent load for N = 8 and  $C_L^{-1}$ ) = 60 pF



Equivalent load for N=1 and  $C_L^1$ ) =60 pF

Fig. 4. Waveforms and loading circuits illustrating measurement of  $t_{\mbox{\scriptsize pdr}}$  and  $t_{\mbox{\scriptsize pdf}}$ 


8


 $<sup>^{1}</sup>$ ) Including probe and jig capacitance

standard temperature range

The FC family of DTL silicon monolithic integrated circuits has been designed for medium speed digital applications in computing, office electronics, telecommunication, instrumentation and industrial control.

### **DUAL JK MASTER-SLAVE FLIP FLOP**





QUICK REFEREN	CE DATA		
Supply voltage	V <sub>P</sub>	6.0 ± 5%	V
Operating ambient temperature range	$T_{amb}$	0 to $+75$	oC
Clock rate	$f_c$	typ. 7	MHz
Available d.c. fan out T <sub>amb</sub> = 25 °C	$N_a$	≥ 8	
D.C. noise margin T <sub>amb</sub> = 25 °C	$M_L$	typ. 1.2	v
Power consumption 50% duty cycle, T <sub>amb</sub> = 25 °C	$P_{av}$	typ. 100	mW


The FCJ131 comprises two independent direct coupled JK flip-flops, operating on the master-slave principle. Operation depends on voltage levels only, i.e. rise and fall times of all input signals, including the trigger signals, are immaterial. The separate set inputs (overriding any other inputs) are active at the LOW level. Typical applications include counters and shift registers.

PACKAGE OUTLINE 14 lead plastic dual in-line (type A). (See General Section)


dual flip-flop

# FC family

standard temperature range



LOGIC DIAGRAM (to MIL standard 806B)



### standard temperature range

#### **FUNCTION TABLES**

1. Trigger action via T terminal (each flip-flop)

T = I	HIGH	T = LOW				
J <sub>1</sub> J <sub>2</sub>	${^{\rm K}_1}_{{\rm K}_2}$	$\begin{smallmatrix} Q_1\\Q_3\end{smallmatrix}$	$\begin{smallmatrix} \mathrm{Q}_2 \\ \mathrm{Q}_4 \end{smallmatrix}$			
Н	Н	reve	rsed			
L	Н	L	Н			
Н	L	Н	L			
l r	T	no ch	anco			

The information on J and K is transferred into the master by T becoming HIGH. When T subsequently goes LOW the outputs will assume the levels shown in the table. Inputs  $S_2$  and  $S_4$  should be HIGH or floating.

2. Set or reset via S terminals (each flip-flop)

${f S_2}_{{f S_4}}$	$\begin{smallmatrix} Q_1\\Q_3\end{smallmatrix}$	${f Q_2} \\ {f Q_4}$				
L	L	Н				
Н	no change					

The set inputs override the other inputs and directly determine the outputs of the relevant flip-flop.

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Supply voltage	$v_p$	max.	8.0	V
Output voltage	$v_Q$	max.	8.0	V
Input voltage	$v_I, v_K, v_T, v_S$	max.	8.0	V
Output current <sup>1</sup> )	-I <sub>Q</sub>	max.	20	mA
Input current <sup>2</sup> )	$-I_{I}$ , $-I_{K}$ , $-I_{T}$ , $-I_{S}$	max.	20	mA
Voltage difference between any two in	puts	max.	8.0	V
Storage temperature	$T_{stg}$	-55 to	+125	oC.
Operating ambient temperature	$T_{amb}$	0 to	+75	$^{\mathrm{o}}\mathrm{C}$

<sup>1)</sup> For negative output voltage in LOW state.

<sup>2)</sup> At this limit input voltages typ.: -1.5 V.

dual flip-flop

FC family standard temperature range

#### SYSTEM DESIGN DATA

OIOI DINI DEGLOTI DITTI				
Uniform system temperature	$T_{amb}$	0 to	o +75	oC
Uniform system supply voltage	$V_{\mathbf{P}}$	5.7 to	0 6.3	V
Available d.c. fan out				
to T input	$N_{aT}$	≥	3	
to J or K input	$N_{aJ} = N_{aK}$	≥	10	
to S input	$N_{aS}$	≽	4	
to G input	$N_{aG}$	≥	8	
D.C. noise margin				
to T input	$M_L$ $M_H$	min. min.	0.3 1.2	V V
to J or K input	$M_{L}$ $M_{H}$	min. min.	0.7 1.2	V V
to S input	$^{M}_{L}$ $^{M}_{H}$	min. min.	0.3 1.9	V V
to G input	$M_L$ $M_H$	min. min.	0.4 1.5	V V
Average propagation delay time	t <sub>pd</sub>	max.	105	ns
Maximum clock rate	$f_c$	≽	5	MHz
Equivalent input capacitances				
for T input	$C_{\mathrm{T}}$	typ.	12	pF
for J or K input	$C_{J} = C_{K}$	typ.	4	pF
for S input	$C_{S}$	typ.	8	pF
Supply current (duty cycle 50%) <sup>1</sup> )	$I_{Pav}$	typ.	16.8	mA

 $P_{tot}$ 

Power dissipation at  $T_{amb} = 75 \, {}^{\circ}C \, {}^{1}$ 



max. 150 mW

l) Both flip-flops together

# FC family standard temperature range

# **FCJ131**

dual flip-flop

### **CHARACTERISTICS**

		T <sub>amb</sub> (°C)			C	onditions and references	
		0	+25	+ 75		ν <sub>P</sub> (V)	
STATIC DAŢA							
Output voltage LOW	V <sub>QLmax</sub>	0.4	0.4	0.4	v	5.7 and 6.3	
at: Output current LOW	I <sub>QLmax</sub>	14.0 16.0	16.5 19.0	12.4 14.4	mA mA	5.7 6.3	
Output voltage HIGH	V <sub>QHmin</sub>	3.8	3.9	4.1	V	5.7	$I_Q = -100  \mu A$
Output voltage HIGH (lowest permissible)	V <sub>Q</sub> HPmin	3.6	3.3	3.0	v	5.7	
at: Output current HIGH	-IQHmax	0.85	3.3	5.5	mA	5.7	
Input current LOW	-IJLmax, {	1.4	1.3	1.2 1.4	mA mA	5.7 6.3	V <sub>J</sub> = V <sub>K</sub> = 0.4V; other inputs floating
	-I <sub>TLmax</sub>	4.0	3.8 4.2	3.5 3.9	mA mA	5.7 6.3	VT=0.4V;other inputs floating
	-I <sub>SLmax</sub>	2.9 3.3	2.8 3.2	2.6 2.9	mA mA	5.7 6.3	Vs=0.4V; other inputs floating
Input current HIGH	I <sub>JHmax</sub> , I <sub>KHmax</sub>	1	1	25	μΑ	5.7	$V_J = V_K = 5.3 V$ other inputs 0 V
	ITHmax	3	3	75	μΑ	5.7	V <sub>T</sub> =5.3 V other inputs 0 V
	I <sub>SHmax</sub>	2	2	50	μΑ	5.7	V <sub>S</sub> = 5.3 V other inputs 0 V
Supply current (both flip-flops together)	Ipmax	-	26.7	-	mA	6.3	T inputs LOW J, K, S inputs HIGH



dual flip-flop

FC family standard temperature range

### CHARACTERISTICS

		T <sub>amb</sub> (°C)			Conditions and references			
		0	+25	+75		V <sub>Р</sub> (V)		fig.
DYNAMIC DATA						5.7 and 6.3		
Change of state								
Input voltage HIGH	V <sub>THmin</sub> V <sub>JHmin</sub> V <sub>KHmin</sub>	2.6	2.3	1.9	v		HIGH level at T and J and/or K to be present simul-	1
during: Input time HIGH	t <sub>THmin</sub>	60	60	60	ns		taneously	1
to: T-input voltage LOW	V <sub>TLmax</sub>	1.0	1.0	0.7	v		t <sub>TLmin</sub> = t <sub>pdf</sub>	1
No change of state							(,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
J/K input voltage LOW	V <sub>JLmax</sub> V <sub>KLmax</sub>	1.6	1.4	1.1	v		LOW level at J and K to be pre- sent prior to T turning HIGH and to remain present during T is HIGH	2
Clock skew protection								
Hold time	t <sub>hold max</sub>	10	10	10	ns			2
Reset								
S input voltage LOW	V <sub>SLmax</sub>	1.0	1.0	0.7	v		{ active { t <sub>SLmin</sub> = t <sub>pdf</sub>	3
S input voltage HIGH	V <sub>SHmin</sub>	1.9	1.8	1.6	v		inactive	
DYNAMIC DATA		İ						
Propagation delay times from T to Q								
Rise propagation delay time	t <sub>pdr max</sub>	-	90	-	ns	6.0	$ \begin{cases} V_{pd} = 1.5 V \\ N = 1; C_{L} = 60 pF \end{cases} $	4
Fall propagation delay time	t <sub>pdf max</sub>	-	120	-	ns	6.0	$\begin{cases} V_{pd} = 1.5 \\ N = 8; C_L = 60 \text{ pF} \\ \text{other output:} \\ N = 1; C_L = 60 \text{ pF} \end{cases}$	4



dual flip-flop

# FC family

standard temperature range

### CHARACTERISTICS (continued)

### DYNAMIC DATA




Fig. 1. Waveforms illustrating conditions for change of state.




Fig. 2. Waveforms illustrating conditions for no change of state.





Fig. 3. Waveforms illustrating conditions for set or reset.





standard temperature range

#### CHARACTERISTICS (continued)


#### DYNAMIC DATA







Diodes FCY101 Equivalent load for N = 8 and  $CL^{1}$ ) = 60 pF



Diodes FCY101 Equivalent load for N = 1 and  $C_L^{-1}$ ) = 60 pF


Fig. 4. Waveforms and loading circuits illustrating measurement of  $t_{\mbox{\scriptsize pdr}}$  and  $t_{\mbox{\scriptsize pdf}}$  .


1) Including probe and jig capacitance

10-counter

The FC family of DTL silicon monolithic integrated circuits has been designed for medium speed digital applications in computing, office electronics, telecommunication, instrumentation and industrial control.

### SINGLE ASYNCHRONOUS 10-COUNTER






The FCJ141 is four master-slave flip-flops interconnected to form an a-synchronous decade counter in the 8-4-2-1 code. The information is transferred to the master when the trigger signal is HIGH (the first flip-flop is triggered by the count input at T). When the trigger signal is LOW the information is transferred to the slaves and appears at the outputs. A common reset input  $S_2$  directly resets the outputs and overrides the T input.

PACKAGE OUTLINE: 14 lead plastic dual in-line (type A) (See General Section)



standard temperature range



standard temperature range

#### **FUNCTION TABLES**

_	OUTPUT							
Count	$Q_{\mathbb{D}}$	$Q_{\mathbb{C}}$	QB	QA				
0	L	L	L	L				
1	L	L	L	Н				
2	L	L	Н	L				
3	L	L	Н	Н				
4	L	Н	L	L				
5	L	Н	L	Н				
6	L	Н	Н	L				
7	L	Н	Н	Н				
8	Н	L	L	L				
9	Н	L	L	Н				

S <sub>2</sub>	$Q_{D}$	QC	QB	$Q_{\mathbf{A}}$
L		count		
Н	L	L	L	L

Input S when being at the HIGH state overrides the countinput and directly resets all outputs in the LOW state

H = HIGH state (the more positive voltage) L = LOW state (the less positive voltage)

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	$v_P$	max.	8.0	V
Input voltage	$v_T; v_S$	max.	8.0	V
Output voltage	$v_Q$	max.	8.0	V
Input current 1)	$-I_S$ ; $-I_T$	max.	20	mA
Output current <sup>2</sup> )	$-I_Q$	max.	20	mΑ
Voltage difference between any two inputs		max.	8.0	V
Storage temperature	$T_{\mathbf{stg}}$	-35 to	+125	оС
Operating ambient temperature	$T_{amb}$	0 to	+75	$^{\mathrm{o}}\mathrm{C}$

<sup>1)</sup> At this limit, input voltage typ. -1.5 V.

<sup>2)</sup> For negative output voltage in LOW state.

10-counter

# FC family

standard temperature range

#### SYSTEM DESIGN DATA

Uniform system temperature	$T_{amb}$	0 to	+75	$^{\mathrm{o}}\mathrm{C}$
Uniform system supply voltage	$v_P$	5.7 to	6.3	V
Available d.c. fan out	Na	<u>&gt;</u>	8	
D.C. noise margin				
to T input	$^{ m M}_{ m H}$	min. min.	0.4 1.6	V V
to S input	$_{\mathrm{M}_{\mathrm{H}}}^{\mathrm{M}_{\mathrm{L}}}$	min. min.	0.4 1.6	V V
Average propagation delay time T input to Q <sub>3</sub> output	<sup>t</sup> pd	typ.	200	ns
Clock rate	$f_{\mathbf{C}}$	max.	3.5	MHz
Equivalent input capacitances				
for T input	$C_{\mathbf{T}}$	typ.	4	pF
for S input	$C_{S}$	typ.	4	pF
Supply current (duty cycle 50%)	$I_{Pav}$	max.	46	mA
Power dissipation at $T_{amb} = 75$ $^{o}C$	$P_{tot}$	max.	270	mW



standard temperature range

# **FCJ141**

10-counter

### **CHARACTERISTICS**

	regio, i men agget i av vye met i retir eneme		T <sub>amb</sub> (°C)				Conditions and references		
			0	25	75		V <sub>P</sub> (V)		
STATIC DATA									
Output voltage LOW	VQL	max.	0.4	0.4	0.4	v	5.7 and 6.3		
at: Output current LOW	IQLma	ax	14.0	13.2	12.4	mA	5.7		
	<sup>I</sup> QLma	ЭX	16.0	15.2	14.4	mA	6.3		
Output voltage HIGH	VQH	min.	3.8	3.9	4.1	V	5.7		
at: Output current HIGH	-IQH		100	100	100	μΑ	5.7		
Output voltage HIGH (lowest permissible)	V <sub>QHP</sub>	min.	3.6	3.3	3.0	V	5.7		
Output current HIGH	-IQHma	ax	0.85	3.3	5.5	mA	5.7		
Input current LOW	-I <sub>TL</sub> -I <sub>SL</sub> -I <sub>TL</sub> -I <sub>SL</sub>	max. max. max.	1.75 2.0	1.65 1.65 1.9 1.9		mA mA	5.7 5.7 6.3 6.3	$ V_T = V_S = 0.4 V $	
Input current HIGH	I <sub>TH</sub> I <sub>SH</sub>	max.	1.0	1.0	25.0	μΑ	5.7	$V_{T} = V_{S} = 5.3 V$	
Supply current	I <sub>Pmax</sub>		-	45	40	mA	6.3	$\begin{cases} V_T = 0 \ V \\ V_S = floating \end{cases}$	

FC family standard temperature range


CHARACTERISTICS (continued)

STATIC AND		T (0.5)			Conditions and references		
DYNAMIC DATA		T <sub>amb</sub> (°C)				Vp	references
		0	25	75		(Ŷ)	
Reset input active HIGH level at S	V <sub>SHmin</sub>	2.3	2.2	2.1	V	5.7 and 6.3	
to be present during	<sup>t</sup> SHmin	100	100	140	ns		
Reset input inactive LOW level at S	V <sub>SLmax</sub>	1.0	1.0	0.8	V	5.7 and 6.3	
Change of state of the master of the lowest order flip-flop HIGH level at T	V <sub>THmin</sub>	2.3	2.2	2.1	V	5.7 and 6.3	
to be present during	tTHmin	-	100	-	ns		
Change of state of the slave of the lowest order flip-flop  Slope of falling	, dt 、						
edge at T	$(-\frac{dt}{dV})_{T_{max}}$	1	1	1 μs/V			
LOW level at T	V <sub>TLmax</sub>	1.0	1.0	0.8	V	5.7 and 6.3	
to be present during	t <sub>TLmin</sub>	100	100	140	ns		
Propagation delay times from T to Q3							
Propagation delay reference level	V <sub>pd</sub>		1.5		V		
Rise propagation delay time	<sup>t</sup> pdr max	_	200	-	ns	6.0	
Fall propagation delay time	<sup>t</sup> pdf max	_	200	-	ns	6.0	


10-counter


### **CHARACTERISTICS** (continued)


#### DYNAMIC DATA














diodes FCY101  $C_L^2$ ) = 40 pF Equivalent load for N = 1

 $<sup>^{\</sup>rm l})$  The falling edge of the T input signals is max. 1  $\mu s/V$ 


<sup>2)</sup> Including jig and probe capacitance




dual flip-flop

The FC family of DTL silicon monolithic integrated circuits has been designed for medium speed digital applications in computing, office electronics, telecommunication, instrumentation and industrial control.

## **DUAL JK MASTER-SLAVE FLIP-FLOP**





QUICK REFERENCE DATA						
Supply voltage	V <sub>P</sub>	6.0	<u> 5%</u>	V		
Operating ambient temperature range	T <sub>amb</sub>	0 to	+75	oC		
Clock rate	$f_{\mathbf{c}}$	typ.	7	MHz		
Available d.c. fan-out						
T <sub>amb</sub> = 0 to +75 °C	$N_a$	≽	8			
D.C. noise margin	ű					
$T_{amb} = 25$ °C	${ m M}_{ m L}$	typ.	1.2	V		
Power consumption						
$50\%$ duty cycle, $T_{amb}$ = 25 $^{o}C$	$P_{av}$	typ.	100	mW		

The FCJ191 comprises two independent direct coupled JK flip-flops, operating on the master-slave principle. Operation depends on voltage levels only, e.g. rise and fall times of all input signals including the trigger signal are immaterial. The set and reset inputs (overriding any other inputs) are active at the LOW level. Typical applications include counters and shift registers.


PACKAGE OUTLINE 16 lead plastic dual in-line (type A). (See General Section)




FCJ191 dual flip-flop

## FC family

standard temperature range





### FC family standard temperature range

#### **FUNCTION TABLES**

1. Trigger action via T terminal (each flip-flop)

T = HIGH		T = LOW			
J <sub>1</sub>	${\kappa_1 \atop \kappa_2}$	$\begin{smallmatrix} Q_1\\Q_3\end{smallmatrix}$	$\begin{smallmatrix} Q_2 \\ Q_4 \end{smallmatrix}$		
Н	Н	reversed			
L	Н	L	Н		
Н	L	Н	L		
L	L	no change			

The information on J and K is transferred into the master by T becoming HIGH. When T subsequently goes LOW the outputs will assume the levels shown in the table. Inputs S1, S2 and S3 should be HIGH or floating.

For the flip-flop with two J-inputs is  $J = J_2$  .  $J_3$  for positive logic

2. Set or reset via S terminals

$S_1$	$egin{smallmatrix} \mathbf{S_2} \\ \mathbf{S_2} \\ \end{smallmatrix}$	$Q_1$	${f Q}_2 \\ {f Q}_4$
$S_3$	$s_2$	Q <sub>3</sub>	$Q_4$
Н	Ĺ	L	Н
L	Н	Н	L
L	L	Н	Н
Н	Н	no cł	ange

The set inputs override the other inputs and directly determine the outputs of the relevant flip-flop.

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Supply voltage	$v_{p}$	max.	8.0	V
Output voltage	${ m v_Q}$	max.	8.0	V
Input voltage	$v_J, v_K, v_T, v_S$	max.	8.0	V
Output current <sup>1</sup> )	-I <sub>Q</sub>	max.	20	mA
Input current 2)	$-I_J$ , $-I_K$ , $-I_T$ , $-I_S$	max.	20	mA
Voltage difference between any two inputs		max.	8.0	v
Storage temperature	$^{ m T}$ stg	<b>~</b> 55 to	+125	oС
Operating ambient temperature	$T_{amb}$	0 to	+75	oC

<sup>1)</sup> For negative output voltage in LOW state.

<sup>2)</sup> At this limit input voltage typ.: -1.5 V

## dual flip-flop

## FC family

standard temperature range

#### SYSTEM DESIGN DATA

5151EM DESIGN DATA				
Uniform system temperature		$T_{amb}$	0 to +75	oC
Uniform system supply voltage	Uniform system supply voltage		5.7 to 6.3	V
Available d.c. fan out				
to T input		$N_{aT}$	≥ 3	
to J or K input		$N_{aJ} = N_{aK}$	≥ 10	
to S input		$N_{aS2}$ $N_{aS1} = N_{aS3}$	<ul><li>≥ 2</li><li>≥ 4</li></ul>	
to G input		$N_{aG}$	≥ 8	
D.C. noise margin				
to T input		$^{M}_{L}$	min. 0.3 min. 1.2	
to J or K input		$^{ m M}_{ m L}$	min. 0.7 min. 1.2	
to S input		$^{M}_{L}$ $^{M}_{H}$	min. 0.3 min. 1.9	
to G input		$^{M}_{L}$ $^{M}_{H}$	min. 0.4 min. 1.5	
Average propagation delay time		tpd	max. 105	ns
Maximum clock rate		$f_{\mathbf{c}}$	≥ 5	MHz
Equivalent input capacitances				
for T input		$c_T$	typ. 12	pF
for J or K input		$C_J = C_K$	typ. 4	pF
for S input		$C_{S2}$ $C_{S1} = C_{S3}$	typ. 16 typ. 8	•
Supply current (duty cycle 50%)	<sup>1</sup> )	$I_{Pav}$	typ. 16.8	mA

 $P_{tot}$ 

Power dissipation at  $T_{amb}$  - 75  ${}^{o}C$   ${}^{1}$ )

max. 150 mW

l) Both flip-flops together

FC family standard temperature range

## **FCJ191**

dual flip-flop

			T <sub>amb</sub>	(°C)		C	Conditions and references
		0	+25	+ 75		ν <sub>P</sub> (۷)	
STATIC DATA							
Output voltage LOW	V <sub>QLmax</sub>	0.4	0.4	0.4	v	5.7 and 6.3	
at: Output current LOW	I <sub>QLmax</sub>	14.0 16.0	16.5 19.0	12.4 14.4	mA mA	5.7 6.3	
Output voltage HIGH	V <sub>QHmin</sub>	3.8	3.9	4.1	V	5.7	$I_Q = -100  \mu A$
Output voltage HIGH (lowest permissible)	V <sub>Q</sub> HPmin	3.6	3.3	3.0	v	5.7	
at: Output current HIGH	-I <sub>QHmax</sub>	0.85	3.3	5.5	mA	5.7	
Input current LOW	-IJLmax, {	1.4	1.3	1.2	mA mA	5.7 6.3	V <sub>J</sub> = V <sub>K</sub> = 0.4V; other inputs floating
	-I <sub>TLmax</sub>	4.0	3.8 4.2	3.5 3.9	mA mA	5.7 6.3	_
	-I <sub>S2Lmax</sub>	5.7	5.5 6.3	5.2 5.8	mA mA		V <sub>S</sub> = 0.4 V; other inputs floating
	-I <sub>S1Lmax</sub> -I <sub>S3Lmax</sub>	2.9	2.8 3.2	2.6 2.9	mA mA		V <sub>S</sub> =0.4V; other inputs floating
Input current HIGH	I <sub>JHmax</sub> , I <sub>KHmax</sub>	1	1	25	μΑ	5.7	$V_J = V_K = 5.3 V$ other inputs 0 V
	ITHmax	3	3	75	μΑ	5.7	V <sub>T</sub> =5.3 V other inputs 0 V
	I <sub>S2Hmax</sub>	4	4	100	μΑ	5.7	V <sub>S</sub> = 5.3 V other inputs 0 V
	I <sub>S1Hmax</sub> I <sub>S3Hmax</sub>	2	2	50	μΑ	5.7	V <sub>S</sub> = 5.3 V other inputs 0 V
Supply current (both flip-flops together)	Ipmax	-	26.7	-	mA	6.3	T input LOW J, K, S inputs HIGH



dual flip-flop

FC family standard temperature range

		T <sub>amb</sub> (°C) Conditions and references			Conditions and references			
		0	+25	+75		V <sub>P</sub>		fig.
DYNAMIC DATA						5.7 and 6.3		
Change of state								
Input voltage HIGH	V <sub>THmin</sub> V <sub>JHmin</sub> V <sub>KHmin</sub>	2.6	2.3	1.9	v		HIGH level at T and J and/or K to be present simul-	1
during: Input time HIGH	t <sub>THmin</sub>	60	60	60	ns		taneously	1
to: T-input voltage LOW	$v_{TLmax}$	1.0	1.0	0.7	v		t <sub>TLmin</sub> = t <sub>pdf</sub>	l
No change of state							LOW level at J	
J/K input voltage LOW	V <sub>JLmax</sub> V <sub>KLmax</sub>	1.6	1.4	1.1	v		and K to be present prior to T turning HIGH and to remain present during T is HIGH	2
Clock skew protection							•	
Hold time	t <sub>hold max</sub>	10	10	10	ns			2
Reset S input voltage LOW	V <sub>SLmax</sub>	1.0	1.0	0.7	v		{ active t <sub>SLmin</sub> = t <sub>pdf</sub>	3
S input voltage HIGH	V <sub>SHmin</sub>	1.9	1.8	1.6	V		inactive	
DYNAMIC DATA Propagation delay								
times from T to Q								
Rise propagation delay time	<sup>t</sup> pdr max	-	90	-	ns	6.0	$ \begin{cases} V_{pd} = 1.5 \text{ V} \\ N = 1; C_{L} = 60 \text{ pF} \end{cases} $	4
Fall propagation delay time	t <sub>pdf max</sub>	_	120	-		6.0	$V_{pd} = 1.5$	4



## CHARACTERISTICS (continued)

#### DYNAMIC DATA




Fig. 1. Waveforms illustrating conditions for change of state.




Fig. 2. Waveforms illustrating conditions for no change of state.






Fig. 3. Waveforms illustrating conditions for set or reset.




standard temperature range


#### **CHARACTERISTICS** (continued)







Diodes FCY101 Equivalent load for N = 8 and  $C_L^1$ ) = 60 pF




Diodes FCY101 Equivalent load for N = 1 and  $CL^{1}$  = 60 pF


Fig. 4. Waveforms and loading circuits illustrating measurement of  $t_{pdr}$  and  $t_{pdf}$ . 1) Including probe and jig capacitance

flip-flop

The FC family of DTL silicon monolithic integrated circuits has been designed for medium speed digital applications in computing, office electronics, telecommunication, instrumentation and industrial control.

## SINGLE JK MASTER-SLAVE FLIP-FLOP





QUICK REFERENCE DATA						
Supply voltage Operating ambient temperature range	V <sub>P</sub> T <sub>amb</sub>	6.0 <u>±</u> 0 to				
Clock rate	$f_{\mathbf{c}}$	typ.	5	MHz		
Available d.c. fan out $T_{amb} = 0$ to +75 $^{o}C$ D.C. noise margin	$N_a$	≽	8			
$T_{amb} = 25 ^{\circ}\text{C}$	${ m M}_{ m L}$	typ.	1.2	V		
Power consumption $50\%$ duty cycle, $T_{amb} = 25$ °C	$P_{av}$	typ.	67	mW		


The FCJ201 is a direct-coupled JK flip-flop, operating on the master-slave principle, Operation depends on voltage levels only, i.e. rise and fall times of all input signals, including the trigger signal, are immaterial. The J, K and T inputs are logically equivalent, allowing the use of J and K for triggering. The direct set inputs (overriding any other inputs) are active at the LOW level.

PACKAGE OUTLINE: 14 lead plastic dual in-line (type A). (See General Section)


flip-flop

FC family standard temperature range

#### CIRCUIT DIAGRAM



## LOGIC DIAGRAM (to MIL standard 806B)





standard temperature range

#### **FUNCTION TABLES**

1. Trigger action via T terminal (each flip-flop)

T = HIGH		T =	LOW
J	K	$Q_1$	$Q_2$
Н	Н	reversed	
L	Н	L	Н
Н	L	Н	L
L	L	no change	

The information on J and K is transferred into the master by T becoming HIGH. When T subsequently goes LOW the outputs will assume the levels shown in the table. Inputs  $S_1$  and  $S_2$  should be HIGH or floating.

$$J = J_1.J_2.J_3$$
;  $K = K_1.K_2.K_3$  (for positive logic)

2. Trigger action via J and K terminals

J	K	$Q_1$	$Q_2$		
H <b>⊸</b> L	X	Н	L		
X	H <b>→</b> L	L	Н		
H <b>→</b> L	H <b>→</b> L	reversed			

$$J = J_1.J_2.J_3$$
;  $K = K_1.K_2.K_3$  (for positive logic)

3. Set or reset via S terminals

$s_1$	$s_2$	$Q_1$	Q <sub>2</sub>			
Н	L	L	Н			
L	Н	Н	L			
L	L	indeterminate				
Н	Н	no change				

If J or K go LOW with T HIGH, Q<sub>1</sub> and Q<sub>2</sub> assume the state shown. If both J and K go LOW with T HIGH, the outputs of Q1 and Q2 are reversed (exactly as if J and K remained HIGH and T were triggered). When triggering on J and K the T input requirements V<sub>TH</sub> and V<sub>TL</sub> (see CHAR-ACTERISTICS) apply to J and K. S<sub>1</sub> and S<sub>2</sub> should be HIGH or floating.

The set inputs override the other inputs and directly determine the output of the flip-flop.

In the case of both set inputs going LOW the first to reach LOW will determine the output conditions.

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

## **RATINGS** (Limiting values) $^{1}$ )

Supply voltage	$V_{\mathbf{P}}$	max.	8.0	V
Output voltage	${ m v_O}$	max.	8.0	V
Input voltage	$v_I, v_K, v_T, v_S$	max.	8.0	V
Output current <sup>2</sup> )	$-I_{\mathrm{Q}}$	max.	20	mΑ
Input current 3)	$-I_{\rm I}$ , $-I_{\rm K}$ , $-I_{\rm T}$ , $-I_{\rm S}$	max.	20	mΑ
Voltage difference between any two input	uts	max.	8.0	V
Storage temperature	${ m T_{stg}}$	-55 to	+125	oC
Operating ambient temperature	$T_{amb}$	0 to	+75	$^{\rm oC}$

<sup>1)</sup> Limiting values according to the Absolute Maximum System as defined in IEC publication 134.

2) For negative output voltage.

3) At this limit input voltage type.: -1.5 V.



## **FCJ201**

flip-flop

FC family standard temperature range

#### SYSTEM DESIGN DATA

SISTEM DESIGN DATA				
Uniform system temperature	$T_{amb}$	0 to	+75	$^{\mathrm{o}}\mathrm{C}$
Uniform system supply voltage	$v_P$	5.7 to	6.3	V
Available d.c. fan out				
to T input	$N_{aT}$	≥	4	
to J or K input	$N_{aJ} = N_{aK}$	≽	8	
to S input	$N_{aS}$	≥	5	
to G input	$N_{aG}$	≥	8	
D.C. noise margin				
to T input	$^{ m M}_{ m L}$	min. min.	0.5 1.9	V V
to J or K input	$^{ m M}_{ m L}$	min. min.	0.9 1.9	V V
to S input	$^{ m M}_{ m L}$	min. min.	0.4 1.9	V V
to G input	$^{M}_{L}$	min. min.	0.4	V V
Average propagation delay time	t <sub>pd</sub>	max.	150	ns
Maximum clock rate	f <sub>c</sub>	≽	3	MHz
Equivalent input capacitances				
for T input	$c_{\mathrm{T}}$	typ.	8	pF
for J or K input	$C_{I} = C_{K}$	typ.	4	pF
for S input	$c_{ m S}$	typ.	8	pF
Supply current (duty cycle 50%)	I <sub>Pav</sub>	typ.	11.2	mΑ

 $P_{tot}$ 



Power dissipation at  $T_{amb}$  = 75  $^{o}C$ 

max. 110 mW

standard temperature range

## FCJ201

flip-flop

		T <sub>amb</sub> (°C)			(	Conditions and references	
		0	+25	+ 75		V <sub>P</sub> (V)	
STATIC DATA							
Output voltage LOW	V <sub>QLmax</sub>	0.4	0.4	0.4	V	5.7 and 6.3	
at: Output current LOW	I <sub>QLmax</sub>	14.0 16.0	13.2 15.2	12.4 14.4	mA mA	5.7 6.3	
Output voltage HIGH	V <sub>QHmin</sub>	5.3	5.4	5.3	V	5.7	I <sub>Q</sub> = 0
Output voltage HIGH (lowest permissible)	V <sub>QHPmin</sub>	3.9	3.5	2.8	V	5.7	
at: Output current HIGH	-I <sub>QHmax</sub>	350	450	550	μΑ	5.7	
Input current LOW	-I <sub>JLmax</sub> , {	1.75	1.65	1.55	mA mA	5.7 6.3	V <sub>J</sub> = V <sub>K</sub> = 0.4V; other inputs floating
	-I <sub>TLmax</sub>	3.5 4.0	3.3 3.8		mA mA		V <sub>T</sub> = 0.4 V;other inputs floating
	-I <sub>SLmax</sub>	2.7 3.0	2.6 2.9	2.4	mA mA	5.7 6.3	V <sub>S</sub> = 0.4 V; other linputs floating
Input current HIGH	I <sub>JHmax</sub> , I <sub>KHmax</sub>	l	l	25	μΑ	5.7	V <sub>J</sub> = V <sub>K</sub> = 5.3 V other inputs 0 V
	I <sub>THmax</sub>	2	2	50	μΑ	5.7	V <sub>T</sub> = 5.3 V other inputs 0 V
	I <sub>SHmax</sub>	2	2	50	μΑ	5.7	V <sub>S</sub> = 5.3 V other inputs 0 V
Supply current	I <sub>Pmax</sub>	-	20	-	mA	6.3	J, K, S,T inputs HIGH



## **FCJ201**

flip-flop

FC family standard temperature range

		Т	amb	(°C)	)		Conditions and references	
		0	+25	+75		Vp (V)		fig.
DYNAMIC DATA						5.7 and 6.3		
Change of state								
Input voltage HIGH	VTHmin VJHmin VKHmin	3.1	2.9	2.5	V		HIGH level at T and J and/or K to be present simul-	1
during: T-input time HIGH	<sup>t</sup> THmin	100	100	100	ns		taneously	1
to: Input voltage LOW	V <sub>TLmax</sub>	1.3	1.1	0.9	V		tTLmin = tpdr	1
No change of state							(LOW level at ] and	
JK input voltage LOW	V <sub>J</sub> Lmax V <sub>K</sub> Lmax	1.8	1.6	1.3	V		K to be present prior to T turning HIGH and to re- main present dur- ing T is HIGH	
Clock skew protection								
Hold time	<sup>t</sup> holdmax	20	20	20	ns			2
Set or Reset								
S input voltage LOW	V <sub>SLmax</sub>	1.2	1.0	0.8	V		{active t <sub>SLmin</sub> = t <sub>pdr</sub>	3
S input voltage HIGH	V <sub>SHmin</sub>	3.1	2.9	2.5	V		inactive	
DYNAMIC DATA								
Propagation delay times from T to Q								
Rise propagation delay time	<sup>t</sup> pdr max	-	200	-	ns		$\begin{cases} V_{pd} = 1.5 \text{ V} \\ N = 1; C_L = 60 \text{ pF} \\ \text{other output} \\ N = 8; C_L = 56 \text{ pF} \end{cases}$	4
Fall propagation delay time	<sup>t</sup> pdf max	_	100	_	ns		{V <sub>pd</sub> = 1.5 V N = 8; C <sub>L</sub> = 56 pF	4



## CHARACTERISTICS (continued)

#### DYNAMIC DATA




Fig. 1. Waveforms illustrating conditions for change of state.




Fig. 2. Waveforms illustrating conditions for no change of state.




Fig. 3. Waveforms illustrating conditions for set or reset.


flip-flop


## FC family


standard temperature range

#### CHARACTERISTICS (continued)


#### DYNAMIC DATA







Equivalent load for N = 8 and  $C_L^{1}$ ) = 56 pF



Equivalent load for N=1 and  $C_L^{-1}$ ) = 60 pF

Fig. 4. Waveforms and loading circuits illustrating measurement of  $t_{\mbox{\scriptsize pdr}}$  and  $t_{\mbox{\scriptsize pdf}}$  .


1) Including probe and jig capacitance


1

standard temperature range

The FC family of DTL silicon monolithic integrated circuits has been designed for medium speed digital applications in computing, office electronics, telecommunication, instrumentation and industrial control.

## **DUAL JK MASTER SLAVE FLIP-FLOP**





QUICK REFERENCE DATA					
Supply voltage	$v_P$	$6.0 \pm 5\%$			
Operating ambient temperature range	$T_{amb}$	0 to $+75$	oC		
Clock rate	$f_{C}$	typ. 7	MHz		
Available d.c. fan-out					
$T_{amb} = 0 \text{ to } +75 ^{\circ}\text{C}$	$N_a$	≥ 8			
D.C. noise margin					
$T_{amb} = 25 \text{ oC}$	$^{ m M_L}$	typ. 1.2	V		
Power consumption					
$50\%$ duty cycle, $T_{amb} = 25$ °C	$P_{av}$	typ. 100	mW		

The FCJ211 comprises two independent direct-coupled JK flip-flops, operating on the master-slave principle. Operation depends on voltage levels only, i.e. rise and fall times of all input signals, including trigger signals, are immaterial. The set and reset inputs (overriding any other inputs) are active at the LOW level. Typical applications include synchronous counters and shift registers.

PACKAGE OUTLINE 14 lead plastic dual in-line (type A) (See General Section)


November 1970

**FCJ211** 


dual flip-flop

FC family

standard temperature range



LOGIC DIAGRAM(to MIL standard 806B)



standard temperature range

dual flip-flop

#### **FUNCTION TABLES**

1. Trigger action via T terminal (each flip-flop)

T = HIGH		T = LOW				
J <sub>1</sub>	${{\rm K_1}\atop{{\rm K_2}}}$	$\begin{array}{c} \mathrm{Q}_1 \\ \mathrm{Q}_3 \end{array}$	$\begin{smallmatrix} Q_2\\Q_4\end{smallmatrix}$			
Н	Н	reve	rsed			
L	Н	L	Н			
Н	L	Н	L			
I -	L	no ch				

The information on J and K is transferred into the master by T becoming HIGH. When T subsequently goes LOW the outputs will assume the levels shown in the table. Inputs  $S_1$ ,  $S_2$  and  $S_3$  should be HIGH or floating.

2. Set or reset via S terminals

${f S}_1 \\ {f S}_3$	S <sub>2</sub> S <sub>4</sub>	$\begin{array}{c} Q_1 \\ Q_3 \end{array}$	$\begin{smallmatrix} Q_2\\Q_4\end{smallmatrix}$
Н	L	L	Н
L	Н	Н	L
L	L	Н	Н
Н	Н	no ch	ange

The set inputs override the other inputs and directly determine the outputs of the relevant flip-flop.

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Supply voltage	$v_{\mathbf{P}}$	max.	8.0	V
Output voltage	$v_Q$	max.	8.0	V
Input voltage	$v_J, v_K, v_T, v_S$	max.	8.0	V
Output current 1)	$-I_Q$	max.	20	mA
Input current 2)	$-I_J$ , $-I_K$ , $-I_T$ , $-I_S$	max.	20	mA
Voltage difference between any two inputs		max.	8.0	V
Storage temperature	$T_{\mathtt{stg}}$	-55 to	+125	$^{\mathrm{o}}\mathrm{C}$
Operating ambient temperature	$T_{amb}$	0 to	+75	$^{\mathrm{oC}}$



<sup>1)</sup> For negative output voltage in LOW state.

<sup>2)</sup> At this limit input voltage typ. -1.5 V.

## **FCJ211**

dual flip-flop

## FC family

standard temperature range

#### SYSTEM DESIGN DATA

STOTEM DESIGN BITTI				
Uniform system temperature	$T_{amb}$	0 to	+75	$^{\rm oC}$
Uniform system supply voltage	$V_{\mathbf{P}}$	5.7 to	6.3	V
Available d.c. fan out				
to T input	$N_{aT}$	≥	1	
to J or K input	$N_{aJ} = N_{aK}$	≥	10	
to S input	$N_{aS2}$ $N_{aS1} = N_{aS3}$		2 4	
to G input	$N_{aG}$	≽	8	
D.C. noise margin				
to T input	$^{ m M}_{ m L}$	min. min.	0.3 1.2	V V
to J or K input	$^{ m M}_{ m L}$	min. min.	0.7 1.2	V V
to S input	$^{ m M}_{ m L}$	min. min.	0.3 1.9	V V
to G input	$^{ m M}_{ m L}$	min. min.	0.4 1.5	V V
Average propagation delay time	t <sub>pd</sub>	max.	105	ns
Maximum clock rate	$f_{\mathbf{c}}$	≥	5	MHz
Equivalent input capacitances				*
for T input	$c_{T}$	typ.	24	pF
for J or K input	$C_{J} = C_{K}$	typ.	4	pF
for S input	$C_{S2}$ $C_{S1} = C_{S3}$	typ.	16 8	pF pF
Supply current (duty cycle 50%) 1)	Ipav	typ.	16.8	mA
Power dissipation at T <sub>amb</sub> = 75 °C <sup>1</sup> )	$P_{tot}$	max.	150	mW



l) Both flip-flops together

FC family standard temperature range

## **FCJ211**

dual flip-flop

		T <sub>amb</sub> (°C)			C	onditions and references	
		0	+25	+ 75 _		v <sub>Р</sub> (V)	
STATIC DATA	-						
Output voltage LOW	V <sub>QLmax</sub>	0.4	0.4	0.4	v	5.7 and 6.3	
at: Output current LOW	I <sub>QLmax</sub>	14.0 16.0	16.5 19.0	12.4 14.4	mA mA	5.7 6.3	
Output voltage HIGH	V <sub>QHmin</sub>	3.8	3.9	4.1	v	5.7	$I_Q = -100  \mu A$
Output voltage HIGH (lowest permissible)	VQHPmin	3.6	3.3	3.0	V	5.7	
at: Output current HIGH	-IQHmax	0.85	3.3	5.5	mA	5.7	
Input current LOW	-IJLmax, {	1.4	1.3 1.5	1.2	mA mA	5.7 6.3	V <sub>J</sub> = V <sub>K</sub> = 0.4V; other inputs floating
	-I <sub>TLmax</sub>	8.0 9.0	7.6 8.4	7.0 7.8	mA mA	5.7 6.3	۱٬ و
	-I <sub>S2Lmax</sub>	5.7 6.6	5.5 6.3	5.2 5.8	mA mA		VS = 0.4 V; other inputs floating
	-I <sub>S1Lmax</sub> ' {	2.9 3.3	2.8 3.2	2.6 2.9	mA mA	5.7 6.3	V <sub>S</sub> =0.4V; other inputs floating
Input current HIGH	I <sub>JHmax</sub> , I <sub>KHmax</sub>	1	l	25	μΑ	5.7	$V_J = V_K = 5.3 V$ other inputs 0 V
	I <sub>THmax</sub>	6	6	150	μΑ	5.7	V <sub>T</sub> =5.3 V other inputs 0 V
	I <sub>S2Hmax</sub>	4	4	100	μΑ	5.7	V <sub>S</sub> = 5.3 V other inputs 0 V
	-I <sub>S1Hmax</sub> -I <sub>S3Hmax</sub>	2	2	50	μΑ	5.7	V <sub>S</sub> = 5.3 V other inputs 0 V
Supply current (both flip-flops together)	Ipmax	-	26.7	-	mA	6.3	T input LOW J, K, S inputs HIGH



## FCJ211

dual flip-flop

## FC family

standard temperature range

			T <sub>amb</sub>	(°C)		Conditions and references		
		0	+25	+75		ν <sub>P</sub> (۷)		fig.
DYNAMIC DATA						5.7 and 6.3		
Change of state								
Input voltage HIGH	V <sub>THmin</sub> V <sub>JHmin</sub> V <sub>KHmin</sub>	2.6	2.3	1.9	v		HIGH level at T and J and/or K to be present simul-	1
Input time HIGH	t <sub>THmin</sub>	60	60	60	ns		l taneously	1
to: T-input voltage LOW	$v_{TLmax}$	1.0	1.0	0.7	v		t <sub>TLmin</sub> = t <sub>pdf</sub>	1
No change of state							(	
J/K input voltage LOW	V <sub>JLmax</sub> V <sub>KLmax</sub>	1.6	1.4	1.1	V		LOW level at J and K to be present prior to T turning HIGH and to remain present during T is HIGH	2
Clock skew protection								
Hold time	<sup>t</sup> hold max	10	10	10	ns			2
Reset								
S input voltage LOW	V <sub>SLmax</sub>	1.0	1.0	0.7	V		{ active { t <sub>SLmin</sub> = t <sub>pdf</sub>	3
S input voltage HIGH	V <sub>SHmin</sub>	1.9	1.8	1.6	V		inactive	
DYNAMIC DATA								
Propagation delay times from T to Q								
Rise propagation delay time	<sup>t</sup> pdr max	-	90	-	ns	6.0	$ \begin{cases} V_{pd} = 1.5 \text{ V} \\ N = 1; C_{L} = 60 \text{ pF} \end{cases} $	4
Fall propagation delay time	<sup>t</sup> pdf max	_	120	-	ns	6.0	$\begin{cases} V_{pd} = 1.5 \\ N = 8; C_L = 60 \text{ pF} \\ \text{other output:} \\ N = 1; C_L = 60 \text{ pF} \end{cases}$	4



standard temperature range

dual flip-flop

## CHARACTERISTICS (continued)

#### DYNAMIC DATA




Fig. 1. Waveforms illustrating conditions for change of state.




Fig. 2. Waveforms illustrating conditions for no change of state.





Fig. 3. Waveforms illustrating conditions for set or reset.





standard temperature range

## CHARACTERISTICS (continued)










Diodes FCY101 Equivalent load for N = 8 and  $C_{1}$  = 60 pF




Diodes FCY101 Equivalent load for N = 1 and  $C_{1.}^{1}$ ) = 60 pF

Fig. 4. Waveforms and loading circuits illustrating measurement of  $t_{pdr}$  and  $t_{pdf}$  1) Including probe and jig capacitance


quadruple flip-flop

standard temperature range

The FC family of DTL silicon monolithic integrated circuits has been designed for medium speed digital applications in computing, office electronics, telecommunication and industrial control.



## QUADRUPLE LATCH FLIP-FLOP



## PACKAGE OUTLINE

16 lead plastic dual in-line (type A) See General Section

QUICK REFERENCE DATA							
Supply voltage	Vp	6.0	± 5%	V			
Operating ambient temperature range	$T_{amb}$	0 to	+75	°C			
Clock rate at T <sub>amb</sub> = 25 °C	$f_{\mathbf{C}}$	typ.	5	MHz			
Available d.c. fan out $T_{amb} = 25  ^{o}C$	Na	· <u>&gt;</u>	10				
D.C. noise margin T <sub>amb</sub> = 25 °C	$M_{ m L}$	typ.	1.2	v			
Power consumption 50% duty cycle, T <sub>amb</sub> = 25 °C	Pav	typ.	250	mW			

The FCJ221 is a quadruple latch flip-flop with D inputs, a common clock (T) and a reset input (S2).


A LOW input signal at D  $\,$  arrives after the last T signal goes HIGH at output Q1.

The information follows after a LOW signal at the T input.

It is possible to influence the output state of the flip-flop.



standard temperature range






standard temperature range

## FCJ221

quadruple flip-flop

#### LOGIC DIAGRAM





#### LOGIC FUNCTION

#### Function tables

tn	$t_{n+1}$
D	Q <sub>1</sub>
Н	L
L	н

S <sub>2</sub>	Q1
L	L
Н	х

H = HIGH state (the more positive voltage) L = LOW state (the less positive voltage)  $t_n = bit$  time before trigger pulse  $t_{n+1} = bit$  time after trigger pulse X = state is immaterial

 $\textbf{RATINGS} \ \ Limiting \ values in accordance \ with \ the \ Absolute \ Maximum \ System \ (IEC \ 134)$ 

Supply voltage at T <sub>amb</sub> < 40 °C	$V_{P}$	max.	8	V
Output voltage	$v_{\mathbf{Q}}$	max.	8	V
Input voltage	$v_{\mathbf{G}}$	max.	8	V
Input current	$-I_D$ ; $-I_T$ ; $-I_{S2}$	max.	20	mA <sup>1</sup> )
Storage temperature	${ m T_{stg}}$	<b>-</b> 55 to	+125	$^{\mathrm{o}}\mathrm{C}$
Operating ambient temperature	$T_{amb}$	0	+75	$^{\rm o}{ m C}$

<sup>1)</sup> At negative input voltage

## **FCJ221**

quadruple flip-flop

## FC family

standard temperature range

#### SYSTEM DESIGN DATA

Uniform system temperature	$T_{amb}$	0 to	+75	°C
Uniform system supply voltage	$v_P$	5.7 to	6.3	V
Available d.c. fan-out	$N_a$	<u>&gt;</u>	10	
D.C. noise margin to D input	(M <sub>DL</sub> (M <sub>DH</sub>	min. min.	0. 2 3. 0	v v
to T, S <sub>2</sub> input	${M_{\mathrm{TL}}; M_{\mathrm{S2L}} \atop M_{\mathrm{TH}}; M_{\mathrm{S2H}}}$	min. min.		V V
Supply current	$I_{Pav}$	max.	<b>4</b> 7	$mA^1$ )
Power dissipation at T <sub>amb</sub> = 75 °C	$P_{tot}$	max.	300	mW



 $<sup>^{1}</sup>$ ) Input open and  $V_{D} = 0 V$ 

standard temperature range

# FCJ221 quadruple flip-flop

STATIC DATA		Т	T <sub>amb</sub> (°C)			Con	ditions and references
		0	25	75		Vp	
Output voltage LOW	VQLmax	0.4	0.4		v	5.7 and 6.3	
at: Output current LOW	IQLmax		16.5 19.0		mA mA	5.7 6.3	
Output voltage HIGH	V <sub>QHmin</sub>	5.3	5.3	5.3	V	5.7	$-I_Q = 0$
Input voltage LOW D	V <sub>DLmax</sub>	0.9	0.8	0.6	v	5.7 and 6.3	
T; S <sub>2</sub>	V <sub>TLmax</sub> V <sub>S2Lmax</sub>	1.0	0.9	0.7	v	5.7 and 6.3	
Input voltage HIGH	V <sub>DHmin</sub>	2.3	2.2	2.1	v	5.7 and 6.3	
T; S <sub>2</sub>	V <sub>THmin</sub> VS2Hmin	2.2	2.1	2.0	v	5.7 and 6.3	
Input current LOW D	<sup>-I</sup> DLmax	2, 55	2.5	2.45	mA	5.7	V <sub>D</sub> = 0.4 V
T; S <sub>2</sub>	-ITLmax -IS2Lmax	1.75	1.65	1.55	mA	5.7	$V_T = V_{S2} = 0.4 \text{ V}$
D	-IDLmax	2.85	2.8	2.75	mA	6.3	$V_D = 0.4 V$
T; S <sub>2</sub>	-I <sub>TLmax</sub> -I <sub>S2Lmax</sub>	2.0	1.9	1.8	mA	6.3	$V_T = V_{S2} = 0.4 \text{ V}$
Input current HIGH D	I <sub>DHmax</sub>	2	2	50	μA	6.3	$V_D = V_P$
T; S <sub>2</sub>	ITHmax IS2Hmax	1	1	25	μΑ	6.3	$V_T = V_{S2} = V_P$
Output current changing output state		4 2	4. 05	3 75	mA	6.3	1
Q <sub>1</sub> Q <sub>2</sub>	-IQ1max -IQ2max	6.3		5. 65	mA mA	6.3	$V_Q = 0.4 V$
Supply current	Ipmax	-	-	<b>4</b> 7	mA	6.3	$\begin{cases} V_D = 0 \text{ V; T and S}_2 \\ \text{inputs open} \end{cases}$




standard temperature range

		T <sub>amb</sub> (°C)				Con	ditions and references
		0	25	75		V <sub>P</sub> (V)	
STATIC DATA		,					
D.C. noise margin							
LOW: D	MDLmin	0.5	0.4	0.2	V		
T; S <sub>2</sub>	M <sub>TLmin</sub> ) M <sub>S2Lmin</sub> )	0.6	0.5	0.3	V		
HIGH: D	M <sub>DHmin</sub>	3.0	3.1	3.2	V		
T; S2	M <sub>THmin</sub> ) M <sub>S2Hmin</sub> )	3.1	3.2	3,3	v		
DYNAMIC DATA Input time LOW						5.7	
T	tTLmin	_	100	-	ns	and 6.3	
Input time HIGH	t <sub>THmin</sub>	_	70	_	ns	5.7 and	
	11111111					6.3	
Input time LOW S2	tS2Lmin	_	100	_	ns	5.7 and	
_	SELIMIN					6.3	
S <sub>2</sub> (changing output state)	t <sub>S2</sub> Lmin	_	100	_	ns	5.7 an <b>d</b>	
Set -up times:						6.3	
t <sub>1</sub>	t <sub>sulmin</sub>	-	0	-	ns	5.7 and	
t <sub>2</sub>	t <sub>su2min</sub>	-	30	-	ns	6.3	
Propagation delay times:							
Rise propagation delay times							
$T \longrightarrow Q_1$	<sup>t</sup> pdrm <b>a</b> x	-	95		ns	6.0	$N = 1; C_L = 40 pF$
$T \longrightarrow Q_2$ $S_2 - Q_2$	tpdrmax	_	105 85	_	ns ns	6.0 6.0	$\begin{cases} V_{pd} = 1.5 \text{ V} \end{cases}$
1 -	<sup>t</sup> pdrmax	_	0.0	_	112	0.0	•
Fall propagation delay times							
$T \longrightarrow Q_1$	<sup>t</sup> pdfmax		60	-	ns	6.0	$N = 8: C_T = 70 pF$
$T \longrightarrow Q_2$	tpdfmax	-	120	-	ns	6.0 6.0	$\begin{cases} N = 8; C_{L} = 70 \text{ pF} \\ V_{pd} = 1.5 \text{ V} \end{cases}$
$S_2 \rightarrow Q_2^2$	<sup>t</sup> pdfmax	-	60	-	ns	0.0	, -




quadruple flip-flop

## CHARACTERISTICS (continued)



Waveform illustrating conditions for change of state





Waveforms illustrating  $t_{\mbox{pdr}}$  and  $t_{\mbox{pdf}}$ 





standard temperature range

#### CHARACTERISTICS (continued)









diodes FCY101

N = 8


Waveforms and loading circuits illustrating measurement of  $t_{\mbox{\scriptsize pdr}}$  and  $t_{\mbox{\scriptsize pdf}}.$ 


<sup>1)</sup> Including jig and probe capacitance.

standard temperature range

The FC family of DTL silicon monolithic integrated circuits has been designed for medium speed digital applications in computing, office electronics, telecommunication and industrial control.

## MONOSTABLE MULTIVIBRATOR





QUICK REFERENCE DATA					
Supply voltage	Vp	<b>6.</b> 0	) ± 5% V		
Operating ambient temperature	$T_{amb}$	0 t	o +75 °C		
Propagation delay time $G_1 \longrightarrow Q_1$	<sup>t</sup> pdf	typ.	70 ns		
Propagation delay time $G_1 \longrightarrow Q_1$ $T_{amb} = 25  {}^{\circ}\text{C}$ at $V_{pd} = 1.5  {}^{\circ}\text{C}$ $G_3 \longrightarrow Q_2$	t <sub>pdf</sub>	typ.	40 ns		
Output pulse width:	1				
$R_t = 10 \text{ k}\Omega \pm 1 \%; C_t = 160 \text{pF} \pm 1 \%$	<sup>t</sup> Q1L	typ.	1.0 µs		
Available d.c. fan-out   Q1	$N_a$	<u>&gt;</u>	14		
$T_{amb} = 0 \text{ to } +75 \text{ °C}$ $A$	Na	<u>&gt;</u>	14		
amb = 0 to 173 °C   A	$N_a$	=	1		
D.C. noise margin					
$T_{amb} = 25 ^{\circ}\text{C}$	${ m M}_{ m L}$	typ.	1.2 V		
Power consumption					
$50\%$ duty cycle, $T_{amb} = 25$ $^{o}C$	$\mathtt{P}_{\mathbf{av}}$	typ.	58 mW	V	

PACKAGE OUTLINE: 14 lead plastic dual in-line (type A) (See General Section)

The FCK111 comprises a threshold triggered monostable circuit and an independent expandable inverter.

The monostable function is obtained by an externally connected resistor and capacitor. Each time one of the inputs  $G_1$  or  $G_2$  is going LOW a negative going pulse appears at output  $Q_1$ .

The pulse width is adjustable over a very wide range by varying the resistor and capacitor values.


If the input  $(G_3)$  of the inverter is connected to A a positive going pulse is obtained at the output  $Q_2$ , almost coinciding and practically having the same width as the output pulse  $Q_1$ , provided that the width of the input pulse does not exceed the width of the output pulse. The outputs  $Q_1$  and  $Q_2$  are bi-directional and have a high fan-out drive capability.

## FCK11

monostable

## FC family


standard temperature range



#### Notes

- 1. Terminals C and D make the circuit compatible with the FCK101.
- 2. To ensure conformity with the characteristics given in the data sheets, terminal C must be connected to terminal  $\phi$ .
  - If terminals C and  $\phi$  are not interconnected, the output pulse can be shortened by connecting a diode or a voltage source to C (positive to  $\phi$ ); however, this will alter a number of characteristics, including special input levels and output level A.
- 3. The noise margin for a.c. disturbances at the trigger inputs  $G_1$  and  $G_2$  can be increased by connecting a capacitor between terminals C and D, but this reduces the minimum operating frequency.

#### LOGIC DIAGRAM



standard temperature range

## **FCK111**

monostable

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage	$v_P$	max.	8.0	V
Output voltage	$v_Q$	max.	8.0	v
Input voltage	$v_G^-$	max.	8.0	V
Output current	$-I_Q$	max.	20.0	mA <sup>1</sup> )
Input current	-I <sub>G</sub>	max.	20.0	mA <sup>2</sup> )
Voltage difference between any two inputs		max.	8.0	v
Expander input voltages: - with respect to supply - with respect to other inputs	$egin{array}{l} v_P  ext{-} v_E \ v_G  ext{-} v_E \end{array}$	max. max.	8. 0 8. 0	V V
Expander input current	$I_{\mathrm{E}}$	max.	5.0	mA
Storage temperature	${ m T_{stg}}$	-55	to +125	$^{\mathrm{o}}\mathrm{C}$
Operating ambient temperature	$T_{amb}$	0	to +75	$^{\circ}\mathrm{C}$
Output short circuit duration (duty cycle 10%, either output, or both)	$t_{ m Qsc}$	max.	60	ms
Timing resistor (R <sub>t</sub> connected to 6.3 V)	R <sub>t</sub>	min. max.	5 20	$\mathbf{k}\Omega$ $\mathbf{k}\Omega$
Timing capacitor	$c_{t}$	max. min.	160 30	μF pF <sup>3</sup> )



<sup>1)</sup> for negative output voltage in LOW state.

 $<sup>^{2}</sup>$ ) at this limit, input voltage typ: - 1.5 V.

 $<sup>^3)\,</sup>C_t$  min 30 pF is not a rating, but is to be considered as the minimum value at which the circuit still performs its function.

## **FCK111**

monostable

## FC family

standard temperature range

## SYSTEM DESIGN DATA

Output pulse width vs timing

capacitor (Ct)

Uniform system temperature	$T_{amb}$		0 to +75	оС
Uniform system supply voltage	$v_{P}$	V <sub>P</sub> 5.7 to 6.5		v
Available d.c. fan-out $\left\{ \begin{array}{l} Q_1 \\ Q_2 \\ A \end{array} \right.$	N <sub>a</sub> N <sub>a</sub> N <sub>a</sub>	<u>≥</u> ≥ •	14 14 1	
D.C. noise margin FCK111 → gate	ML	min.	0. 4 1. 2	V V
gate →FCK111	<b>M</b> H ML MH	min. min. min.	0. 4 1. 8	V V
Propagation delay time: $G_1 \longrightarrow Q_1$ $G_1 \longrightarrow Q_2$ $G_3 \longrightarrow Q_2$ $G_3 \longrightarrow Q_2$	<sup>t</sup> pdf <sup>t</sup> pdr <sup>t</sup> pdr <sup>t</sup> pdf	max. max. max. max.	170 200 120 55	ns ns ns
Equivalent input capacitance	$C_G$	typ.	4	pF
Supply current (duty cycle 50 %)	I <sub>Pav</sub>	typ.	10.9	mA
Power dissipation at T <sub>amb</sub> = 75 °C	P <sub>tot</sub>	max.	98	mW
Relative change of output pulse width vs supply voltage	see page 10			

see page 10



standard temperature range

# **FCK111**

monostable

**CHARACTERISTICS**:  $(pin C connected to pin <math>\phi)$ 

· /L									
STATIC DATA			T <sub>amb</sub> (°C)		Conditions and References Vp (V)				
Output Q <sub>1</sub>									
Output voltage LOW	VQ1L max	0.4	0.4	0.4	v	5. 7 and 6. 3	V <sub>B</sub> (pin 3) at 0 V		
Output current LOW	IQ1L max	25 28	27 27	26 r 26 r					
Output voltage HIGH	$v_{Q1Hmin}$	i	3.7 2.8	4.0 V 2.9 V	1	5.7 5.7	$-I_{Q1H}$ = 30 $\mu$ A and $-I_{Q1H}$ = 5 $\mu$ A and B ( $\mu$ D in 3) connected to $V_P$ via 20 $\mu$ C ( $\mu$ D in $\mu$ C)		
Output short circuit	-IQ1sc min	165	19.5	18. 0 r	nA	<b>5.</b> 7	B (pin 3) connected to $V_P$ via 20 k $\Omega$ (± 1 %) (max. duration 60 ms; duty cycle 10 %)		
Output Q <sub>2</sub>						5. 7			
Output voltage LOW at:	V <sub>Q2L max</sub>	0.4	0.4	0.4	v	and 6.3			
Output current LOW	IQ2L max	25 28	27 27	26 r 26 r	- 1	5. 7 6. 3			
and Input voltage HIGH G3	$ m V_{GHmin}$	2.3	2. 2	2. 1 V	v	5. 7 and 6. 3			
Output voltage HIGH	VQ2H min	1	3.7 2.8	4.0 V 2.9 V	- 1	5.7 5.7	-I <sub>Q2H</sub> = 30 μA -I <sub>Q2H</sub> = 5 mA		
Input voltage LOW	VGL max	1.0	1.0	0.8 \	V	5. 7 and 6. 3			
Output short circuit	<sup>-I</sup> Q2sc min	165	19.5	18.0 r	nA	5. 7	$ \begin{cases} V_{GL max} \; (\text{max. dura-tion } 60 \; \text{ms; duty cycle} \\ 10  \%) \end{cases} $		



standard temperature range

### CHARACTERISTICS (continued)

STATIC DATA		Tar	T <sub>amb</sub> (°C)			Conditions and references			
(continued)			25	75	(V)				
Output A					5.7				
Output voltage LOW	V <sub>AL max</sub>	0.4	0.4	0.4 V	and 6.3				
at:					5.7				
Output current LOW	IAL max	2.0	2.0	2.0 mA	and 6.3	see note			
and Input voltage LOW; G <sub>1</sub> , G <sub>2</sub> or V <sub>B</sub> (pin 3) at 0 V	V <sub>GL max</sub>	1.0	1.0	0. 8 V	5. 7 and 6. 3				
Output voltage HIGH	V <sub>AH min</sub>	3.9	4.0	4.1 V	5. 7	-I <sub>AH</sub> = 30 μA			
		3. 2	3.4	3.4 V	5.7	-I <sub>AH</sub> = 5 mA			
at: Input voltage HIGH	V <sub>GH min</sub>	2.3	2.2	2.1 V	5. 7 and 6. 3				
or: B (pin 3) connected to V <sub>P</sub> via 20 kΩ (± 1 %)						·			
Output short circuit current	−IAsc min	30	30	25 mA	5. 7	B (pin 3) connected to Vp via 20 kΩ (±1%) (max. duration 60 ms; duty cycle 10%)			

#### Note

 $\mathbb{I}_{AL\; max}$  is an extra static current, which can be applied to output A under both static and dynamic conditions without dusturbing the output pulse width.

## **FCK111** monostable

standard temperature range

#### CHARACTERISTICS (continued)

STATIC DATA		T <sub>amb</sub> (°C)				Conditions and references			
(continued)		0	25	75		V <sub>P</sub> (V)			
Input current LOW	-I <sub>GL max</sub>	1.75	1.65	1. 85	mΑ	5. 7	$V_G = 0.4 \text{ V}$ other inputs		
		2.00	1.90	1.80	mΑ	6.3	$V_{\rm G}$ = 0.4 V floating		
Input current HIGH	I <sub>GH</sub> max	1.0	1.0	25.0	μΑ	5.7	$V_G$ = 5.3 V, other inputs at $V_G$ = 0 V		
Supply current (unloaded)							current flow in R <sub>t</sub> not included		
output Q <sub>1</sub> HIGH \ output Q <sub>2</sub> LOW ∫	IpH typ	8. 3	8. 0	7.5	mA	6.0			
output Q <sub>1</sub> LOW ) output Q <sub>2</sub> LOW )	I <sub>PL</sub> typ I <sub>PL max</sub>	13. 5 17. 3				1			
Average supply current	I <sub>Pav</sub>	14.7	14. 1	13. 2	mΑ	6.3	duty cycle 50 %		
DYNAMIC DATA									
Propagation delay times									
Rise : G <sub>1</sub> →Q <sub>2</sub>	<sup>t</sup> pdr max	170	150	200	ns	6.0	)		
G <sub>3</sub> →Q <sub>2</sub>	<sup>t</sup> pdr max	80	85	120	ns	6.0	$V_{pd} = 1.5 \text{ V}$ N = 15		
Fall : G <sub>1</sub> →Q <sub>1</sub>	<sup>t</sup> pdf max	170	130	170	ns	6.0	$C_L = 250 \text{ pF}$		
G <sub>3</sub> →Q <sub>2</sub>	<sup>t</sup> pdf max	55	50	55	ns	6.0	$\int t_f = t_r = 15 \text{ ns}$		
Pulse width	tQ1Lmax		1.10		$\mu s$	6.0			
	t <sub>Q1Ltyp</sub>		1.00		μs	6.0	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		
	<sup>t</sup> Q1Lmin		0.90		μs	6.0	)		
Duration input LOW	t <sub>GL min</sub>	30	30	40	ns	5. 7 and 6. 3			




monostable

### FC family

standard temperature range

**CHARACTERISTICS** (continued)




 $a = t_{pdf} : G_1 \longrightarrow Q_1$ 

$$c = t_{pdf} : G_3 \longrightarrow Q_2$$

 $e = t_{Q1L}$ 

 $b = t_{pdr} ; G_1 \longrightarrow Q_2$ 

$$d = t_{pdr} : G_3 \longrightarrow Q_2$$




Waveform illustrating measurement of  $t_{\mbox{pdr}},\ t_{\mbox{pdf}},\ t_{\mbox{GL}}$  and  $t_{\mbox{Q1L}}$  for A pulse generator.

Q2 OUTPUT

#### CHARACTERISTICS (continued)

### DYNAMIC DATA



Waveforms illustrating measurement of  $t_{\mbox{pdr}},\ t_{\mbox{pdf}}$  and  $t_{\mbox{GL}}$  for B pulse generator.




monostable


## FC family

standard temperature range

### CHARACTERISTICS (continued)



Relative change of output  $\operatorname{pul}\mathbf{se}$  width versus supply voltage.




standard temperature range


level detector

1

The FC family of DTL silicon monolithic integrated circuit has been designed for medium speed digital applications in computing, office electronics, telecommunication and industrial control.

#### LEVEL DETECTOR





QUICK REFERENCE DATA					
Supply voltage	V <sub>P</sub>	6.0 ± 5%	V		
Operating ambient temperature range	$T_{amb}$	0 to +75	oC		
Input hysteresis voltage RDØ = 100 Ω, T <sub>amb</sub> = 25 °C	$\Delta V_{At}$	min. 60 max.200			
Available output current R <sub>D</sub> Ø = 100 Ω, T <sub>amb</sub> = 25 °C	$I_{ extsf{QL}}$	2.7	mA		
Operating frequency T <sub>amb</sub> = 25 <sup>o</sup> C	f	typ. 5	MHz		
Power consumption 50% duty cycle, T <sub>amb</sub> = 25 °C	$P_{av}$	typ. 12	mW		

The FCL101 is a non-inverting Schmitt-trigger circuit. Tripping levels are set by an external resistor or zener diode.


Typical applications are discrimination, restoration, level shifting and pulse-shaping (squaring).

PACKAGE OUTLINE 14 lead dual in-line (See General Section)


November 1970

standard temperature range

#### CIRCUIT DIAGRAM



#### **VOLTAGE TRANSFER CURVE**



#### Letter symbols:

 $R_Q \emptyset$  = external resistor between Q and  $\emptyset$ 

 $R_{DQ}$  = external resistor between D and Q

 $V_Q$  = short for  $V_Q \phi$  = voltage at Q with respect to  $\phi$ , the common reference and supply return terminal

VAti = tripping level for increasing input voltage VA (short for VAQ)

 $V_{\mbox{Atd}}$  = tripping level for decreasing input voltage  $V_{\mbox{A}}$ 

 $\Delta V_{At} = V_{Ati} - V_{Atd} = input hysteresis voltage.$ 

FC family standard temperature range

# **FCL101**

level detector

<b>RATINGS</b> Limiting values in accordance with the Absolute Maximum System (IEC 134)
---

KATHOO LIMITING VALUES IN accordance with the rib	Solute Maxima	in by stem	. (120	101)
Supply voltage	$V_{\mathbf{P}}$	max.	8.0	V
Output voltage	$v_Q$	max.	8.0	V
Input voltage with respect to supply voltage	$v_A - v_P$	max.	8.0 2.0	V V
Output current 1)	$-I_Q$	max.	20	mA
Input current 2)	$-I_A$	max.	0.5	mA
Other terminals	$I_{\mathrm{B}}$	max.	5	mA
	$v_{\mathbf{C}}$	max.	5.0	V
	$v_D$	max.	5.0	V
Storage temperature	$T_{\mathbf{stg}}$	-55 to	+125	oC
Operating ambient temperature	$T_{amb}$	0 to	+75	°C
SYSTEM DESIGN DATA				
Uniform system temperature	$T_{amb}$	0 to	+75	$^{\mathrm{o}}\mathrm{C}$
Uniform system supply voltage	$V_{P}$	5.7 to	6.3	V
Output resistance	$P_{O}$	max.	7.6	$k\Omega$
Supply current at $T_{amb}$ = 25 °C, $V_P$ = 6 V duty cycle 50%	I <sub>Pav</sub>	typ.	2.0	mA
Power dissipation at T <sub>amb</sub> = 75 °C	$P_{tot}$	max.	27	mW



<sup>1)</sup> For negative output voltage.

<sup>2)</sup> Input voltage typ. -9 V when D grounded; no input current protection required for input voltages down to -5 V.

# **FCL101**

level detector

# FC family

standard temperature range

### CHARACTERISTICS

		Т	amb (o	C)	·	Condi	Conditions and references		
		0	+25	+75		V <sub>P(V)</sub>	$R_{D\emptyset(\Omega)}$		
STATIC DATA									
Tripping levels									
- input voltage increasing - input voltage	V <sub>Atimax</sub>	1.40	1.25	1.15	V	6.0	100 <u>+</u> 1%		
decreasing	VAtdmin	0.75	0.75	0.60	V	6.0	100 <u>+</u> 1%		
Input hysteresis voltage	ΔV <sub>Atmin</sub> ΔV <sub>Atmax</sub>	60 220	60 200	50 180	mV mV	6.0 6.0	100 ± 1% 100 ± 1%		
Output voltage LOW	V <sub>QLmax</sub>	0.4	0.4	0.4	V	5.7 and 6.3	()		
at: Output current LOW and at:	I <sub>QLmax</sub>	10	10	7	mΑ				
Input voltage LOW	V <sub>ALmax</sub>	0.60	0.60	0.45	V	5.7			
Output voltage LOW	V <sub>QLmax</sub>	0.8	0.8	0.8	V	and 6.3	100 <u>+</u> 1%	$V_{ m ALmax}^{=}$ $V_{ m Atdmin}$	
at: Output current LOW	I <sub>QLmax</sub>	2.5 2.1	2.9 2.5	1.9	mA mA	5.7 6.3			
Output voltage HIGH	V <sub>QHmin</sub>	5.3	5.3	5.3	V	5.7	0	I <sub>Q</sub> = 0	
Input voltage HIGH	VAHmin	0.95	0.90	0.80	V				
Input current HIGH	I <sub>AHmax</sub>	2.2	2.0	2.0	mA	5.7 and 6.3	0	V <sub>A</sub> = 2 V	
Input current HIGH	I <sub>AHmax</sub>	1.2	1.1	1.2	mA	5.7 and 6.3	100 <u>±</u> 1%	$V_A = 2V$	
Output current LOW	-I <sub>QLLmin</sub> -I <sub>QLLmax</sub>	1.0 2.5	0.95 2.1	0.75 <b>2.</b> 0	mA mA	5.7 6.3	0 0	V <sub>A</sub> =2V, V <sub>Q</sub> externally forced to 0 V.	
Supply current - output LOW - output HIGH	I <sub>PLmax</sub> I <sub>PHmax</sub>	4.2	3.7 2.6	3.5 2.5	mA mA	6.3	0	V <sub>A</sub> = 0 V V <sub>A</sub> = 2 V	
DYNAMIC DATA Operating frequency	f <sub>min</sub> f <sub>typ</sub>	-	1 5	- -	MHz MHz	6.0	100 <u>+</u> 1%		




standard temperature range


### **FCL101**

level detector

**DESIGN CURVES** at  $T_{amb}$  = 25  $^{o}\mathrm{C}$  (dots indicate guaranteed values)



Input tripping levels versus feedback resistance



Input hysteresis voltage versus feedback resistance




level detector


### FC family

standard temperature range

**DESIGN CURVES** (continued) at  $T_{amb} = 25$  °C



Input tripping levels and hysteresis voltage versus supply voltage




Input tripping levels and hysteresis voltage versus load conductance

standard temperature range


### **FCL101**

level detector


**DESIGN CURVES** (continued) at  $T_{amb}$  = 25  $^{o}C$ 



 $\Delta V_{St}$  = hysteresis at point S.



Hysteresis at signal source versus resistance



Low output voltage versus feedback resistance




standard temperature range


**FCY101** 

expander

The FC family of DTL silicon monolithic integrated circuits has been designed for medium speed digital applications in computing, office electronics, telecommunication, instrumentation and industrial control.

### TRIPLE GATE EXPANDER





CHARACTERISTICS	T <sub>amb</sub> (°C)					
Reverse breakdown voltage at $I_R$ = 50 $\mu A$	V(BR)R	25 75 min. 8.0	V			
Reverse leakage current at V <sub>R</sub> = 8.0 V	$I_{\mathbf{R}}$	max. 1.0 25	μΑ			
Forward voltage at I <sub>F</sub> = 2.0 mA	$v_F$	max. 1.0	V			
Capacitance at $V_R = 0$ ; $f = 1 \text{ MHz}$	$C_d$	max. 11	pF			
Reverse recovery time at $I_F = I_R = 2.0 \text{ mA}$	t <sub>rr</sub>	typ. 4 max. 11	ns ns			

The FCY101 comprises three independent diode arrays. It is intended primarily for expanding the fan-in capability of those FCH gates that have an expansion input terminal.

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

KATINGS LIMITING VALUES IN accordance with	the Absolute Maximu	msysten	1 (1EC	134)
Reverse voltage	$v_R$	max.	8.0	V
Forward current	$I_{\mathbf{F}}$	max.	<b>3</b> 0	mA
Storage temperature	$T_{stg}$	−55 to +	-125	$^{\rm o}C$
Operating ambient temperature	$T_{amb}$	0 to	+75	oC

PACKAGE OUTLINE: 14 lead plastic dual in-line (type A) (See General Section)


### **FCY101**

expander

# **FC** family

standard temperature range

#### CIRCUIT DIAGRAM





# CML GX family

GXB10101	quadruple OR/NOR gate
GXB10102	quadruple NOR gate
GXB10105	triple OR/NORgate
GXB10106	triple NOR gate
GXB10107	triple EXCLUSIVE OR/EXCLUSIVE NOR gate
GXB10109	dual OR/NOR gate
GXB10110	dual 3-input/3-output OR line driver
GXB10111	dual 3-input/3-output NOR line driver
GXB10115	quadruple line receiver
GXB10117	dual OR -AND/OR -AND-INVERT gate
GXB10118	dual OR /AND gate
GXB10119	OR/AND gate
GXB10121	4-wide OR-AND/OR-AND-INVERT gate
GXB10130	dual D-LATCH
GXB10131	dual D-type master-slave FLIP-FLOP
GXB10160	12-bit PARITY CHECKER/GENERATOR
GXB10161	three-bit DECODER (one of eight lines LOW)
GXB10162	three-bit DECODER (one of eight lines HIGH)
GXB10164	eight input MULTIPLEXER





standard temperature range

The GX family of CML—silicon monolithic integrated circuits is designed for high speed central processors and digital communication—systems.


With 2.0 ns typical propagation delay and only 25 mW power dissipation per gate, this family offers an excellent speed-power product and so is recommended for high speed large system design.


The GXB10101 is a quadruple 2-input OR/NOR gate with one input from each gate common to pin 12.

Input pull-down resistors (50 kQ) allow unused inputs to be left open.

The GX family corresponds to the ECL10000 series.

### QUADRUPLE OR/NOR GATE






QUICK REFEREN	ICE DATA			
Supply voltage	$v_{\rm EE}$		$-5,2 \pm 10\%$	V
Operating ambient temperature range	$T_{amb}$		0 to +75	o <sub>C</sub>
Average propagation delay	t <sub>pd</sub>	typ.	2,0	ns
Output voltage HIGH state LOW state	$v_{ m OH}$	nom.	-880 $-1720$	mV mV
Power consumption per package	Pav	typ.	100	mW

PACKAGE OUTLINE 16 lead ceramic dual in-line (See General Section)


### **GX** family

standard temperature range

#### CIRCUIT DIAGRAM (one gate)



#### LOGIC FUNCTION



$$Q_1 = \overline{G_1 + G} \qquad Q_5 = \overline{G_3 + G}$$

$$Q_2 = G_1 + G \qquad Q_6 = G_3 + G$$

$$Q_3 = \overline{G_2 + G} \qquad Q_7 = \overline{G_4 + G}$$

$$Q_3 = G_2 + G$$
  $Q_7 = G_4 + G$   
 $Q_4 = G_2 + G$   $Q_8 = G_4 + G$ 

positive logic: HIGH state = 1 LOW state = 0

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Supply voltage (d.c.)	${ m v_{EE}}$	max.	-8,0	V
Input voltage	$v_{I}$	(	to V <sub>EE</sub>	
Output current	$^{1}O$	max.	50	mA
Storage temperature	${ m T_{stg}}$	- 55	5 to +125	οС
Junction temperature	Тj	max.	125	°С

### **GXB10101**

### **GX** family

standard temperature range


gate

**CHARACTERISTICS** (d.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V

Each GX circuit has been designed to meet the d.c. specifications shown in the test table below, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow > 2, 5 m/s is maintained. Outputs are terminated via a 50  $\Omega$  resistor to -2, 0 V. Test values for applied conditions are given in the table and defined in the figure.

#### Test table

T <sub>amb</sub>	0	25	75	oC
V <sub>IH max</sub>	-0,840	-0,810	-0,720	V
$v_{IHT}$	-1,145	-1, 105	-1,045	v
V <sub>ILT</sub>	-1,490	-1,475	-1,450	v
V <sub>ILmin</sub>	-1,870	-1,850	-1,830	ν



				T <sub>amb</sub> (°C	C)	
	Symbol		0	25	75	Conditions
Output voltage HIGH	v <sub>OH</sub>	min. typ. max.	-1000 - -840	-960 -880 -810	-900 mV - mV -720 mV	for invert outputs
Output voltage LOW	v <sub>OL</sub>	min. typ. max.	-	-1,720	-1, 830 V - V -1, 625 V	VIH max on inputs for invert outputs VIL min on inputs for direct outputs
Output threshold voltage HIGH	v <sub>OHT</sub>	min.	-1020	-980	-920 mV	V <sub>ILT</sub> on one input for invert outputs V <sub>IHT</sub> on one input for direct outputs
Output threshold voltage LOW	V <sub>OLT</sub>	max.	-1,645	-1,630	-1,605 V	one input at VILT or VIHT
Input current	pin 12	max.	-	500	- μΑ	VIH max for input
HIGH	IIH other inputs	max.	-	265	- μΑ	under test
Input current LOW	I <sub>IL</sub>	min.	-	10	- μΑ	V <sub>IL min</sub> for input under test
Supply current	I <sub>EE</sub>	typ. max.	- -	20 26	- mA - mA	V <sub>IL min</sub> for all inputs
	$\frac{\mathrm{dV_{OL}}}{\mathrm{dV_{EE}}}$	typ.	-	0, 25	-	



August 1973

### **GX** family


standard temperature range

**CHARACTERISTICS** 

(a.c.) at 
$$V_{CC}$$
 = ground;  $V_{EE}$  = -5, 2 V;  $T_{amb}$  = 25  $^{o}C$ .

	Symbol	min.	typ.	max.	Conditions
Rise propagation delay times: OR output NOR output	<sup>t</sup> pdrOR <sup>t</sup> pdrNOR	1, 0 1, 0	2, 0 2, 0	2,9 ns 2,9 ns	
Fall propagation delay times: OR output NOR output	<sup>t</sup> pdfOR <sup>t</sup> pdfNOR	1, 0 1, 0	2, 0 2, 0	2,9 ns 2,9 ns	See waveforms on page 5
Rise time	t <sub>r</sub>	1, 1	2,0	3,3 ns	
Fall time	t <sub>f</sub>	1, 1	2,0	3,3 ns	
Input capacitance (see note 1)	pin 12 C <sub>I</sub> other inputs	-	-	10 pF 5 pF	reflection measurement

Switching times test circuit




#### Notes

- 1. Input resistance is positive at any frequency.
- 2. Input and output cables to the oscilloscope are  $50 \Omega$  coaxial cables with equal length.
- 3. Input impedance of the oscilloscope is 50  $\Omega_{\bullet}$
- 4. The unmatched wire stub between coaxial cable and pins under test must be less than 6 mm long for proper tests.

#### CHARACTERISTICS (continued)

Switching times waveforms





standard temperature range

gate

The GX family of CML silicon monolithic integrated circuits is designed for high speed central processors and digital communication systems.


With 2,0 ns typical propagation delay and only 25 mW power dissipation per gate, this family offers an excellent speed-power product and so is recommended for high speed large system design.

The GXB10102 is a quadruple 2-input NOR gate.

Input pull-down resistors (50  $k\Omega)$  allow unused inputs to be left open.

The GX family corresponds to the ECL10000series.

### QUADRUPLE NOR GATE




$$V_{\rm CC1}$$
 =  $V_{\rm CC2}$  = 0 V (ground)  
 $V_{\rm EE}$  = -5, 2 V

QUICK REFERENCE DATA									
Supply voltage	$v_{\mathrm{EE}}$	-5	, 2 ± 10%	V					
Operating ambient temperature range	$T_{amb}$	0	to +75	°С					
Average propagation delay	<sup>t</sup> pd	typ.	2, 0	ns					
Output voltage HIGH state LOW state	${ m v_{OH}} { m v_{OL}}$	nom.	-880 -1720	mV mV					
Power consumption per package	$P_{av}$	typ.	100	mW					


PACKAGE OUTLINE 16 lead ceramic dual in-line (See General Section)

standard temperature range

#### CIRCUIT DIAGRAM (one gate)



#### LOGIC FUNCTION



### RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Supply voltage (d.c.)	${ m v}_{ m EE}$	maxS,()	7.
Input voltage	$v_{\mathrm{I}}$	0 to ${ m V}_{\rm EE}$	
Output current	I <sub>()</sub>	max. 50	m.\
Storage temperature	$T_{ m stg}$	-55 to -125	$^{0}C$
Junction temperature	Т,	max. 125	$^{0}C$

standard temperature range

### **GXB10102**


gate

#### **CHARACTERISTICS** (d.c.) at $V_{CC} = \text{ground}$ ; $V_{EE} = -5, 2 \text{ V}$

Each GX circuit has been designed to meet the d.c. specifications shown in the test table below, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow > 2,5 m/s is maintained. Outputs are terminated via a  $50~\Omega$  resistor to -2,0 V. Test values for applied conditions are given in the table and defined in the figure.

Test table

Tamb	0	25	75	oС
V <sub>IHmax</sub>	<b>-</b> 0,840	<b>-</b> 0, 810	<b>-0,</b> 720	V
V <sub>IHT</sub>	-1, 145	<b>-1, 105</b>	-1,045	V
VILT	<b>-1,49</b> 0	<b>-1,4</b> 75	-1, 450	V
V <sub>ILmin</sub>	<b>-1,</b> 870	<b>-</b> 1,850	<b>-1,</b> 830	V



				T <sub>amb</sub> (o	C)		
	Symbol		0	25	75		Conditions
Output voltage HIGH	v <sub>OH</sub>	min typ. max.	-1000 - -840	-960 -880 -810	-900 - -720	mV mV mV	V <sub>H,min</sub> on inputs for invert outputs V <sub>H,max</sub> on inputs 12; 13 for output 9
Output voltage LOW	$V_{OL}$	min. typ. max.	-1,870 - -1,665	-1, 850 -1, 720 -1, 650	-1, 830 -1, 625	V V V	Villmax on inputs for invest surputs Villmin on inputs 12: 13 for output 4
Output threshold voltage HIGH	V <sub>OHT</sub>	min.	-1020	<b>-</b> 980	<b>-</b> 920	mV	VILT on one input for envert outputs VIHT on input 12 or 13 for output 9
Output threshold voltage LOW	V <sub>OLT</sub>	max.	-1,645	<b>-</b> 1,630	<b>-1,</b> 605	V	$\left\{ \begin{array}{l} \text{one input at} \\ V_{ILT} \text{ or } V_{IHT} \end{array} \right.$
Input current HIGH	ıIH	max.	-	265	-	μΑ	$\left\{egin{array}{l} V_{ m IHmax} & { m for input} \ & { m under test} \end{array} ight.$
Input current LOW	IIL	min.	-	10	-	μA	V <sub>ILmin</sub> for input under test
Supply current	$I_{\rm EE}$	typ. max.	- -	20 26	-	mA mA	V <sub>ILmin</sub> for all inputs
	$\frac{\mathrm{dV_{OL}}}{\mathrm{dV_{EE}}}$	typ.	-	0, 25	-		




### **GX** family

standard temperature range

**CHARACTERISTICS** (a.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V;  $T_{amb}$  = 25 °C

	Symbol	min.	typ.	max.		Conditions
Rise propagation delay time; OR output	<sup>t</sup> pdrOR	1,0	2, 0	2,9	ns	)
Fall propagation delay time; OR output	<sup>t</sup> pdfOR	1,0	2, 0	2,9	ns	
Rise propagation delay time; NOR output	<sup>t</sup> pdrNOR	1,0	2, 0	2,9	ns	See waveforms   on page 5
Fall propagation delay time; NOR output	t <sub>pdf</sub> NOR	1,0	2, 0	2,9	ns	
Rise time	t <sub>r</sub>	1, 1	2,0	3,3	ns	
Fall time	t <sub>f</sub>	1, 1	2,0	3,3	ns	J
Input capacitance (see note 1)	CI	_	-	5	pF	reflection measurement





#### Notes

- 1. Input resistance is positive at any frequency.
- 2. Input and output cables to the oscilloscope are  $50~\Omega$  coaxial cables with equal length.
- 3. Input impedance of the oscilloscope is 50  $\Omega$ .
- 4. The unmatched wire stub between coaxial cable and pins under test must be less than 6 mm long for proper tests.




standard temperature range

### **GXB10102**

gate

#### CHARACTERISTICS (continued)

Switching times waveforms







standard temperature range

**GXB10105** 

gate


The GX family of CML silicon monolithic integrated circuits is designed for high speed central processors and digital communication systems.


With 2,0 ns typical propagation delay and only  $25\,\mathrm{mW}$  power dissipation per gate, this family offers an excellent speed-power product and so is recommended for high speed large system design.

The GXB10105 is a triple 2-3-2 input OR/NOR gate.

Input pull-down resistors (50 k $\Omega$ ) allow unused inputs to be left open. The GX family corresponds to the ECL10000series.

### TRIPLE OR/NOR GATE





$$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$$
  
 $V_{EE} = -5, 2 \text{ V}$ 

QUICK REFERENCE DATA									
Supply voltage	$v_{\rm EE}$	<b>-</b> 5	, 2 ± 10%	V					
Operating ambient temperature range	$T_{amb}$	0	to +75	$^{\mathrm{o}}\mathrm{C}$					
Average propagation delay	<sup>t</sup> pd	typ.	2,0	ns					
Output voltage HIGH state LOW state	${ m v_{OH} \over  m v_{OL}}$	nom.	-880 -1720	mV mV					
Power consumption per package	$P_{av}$	typ.	75	mW					


PACKAGE OUTLINE 16 lead ceramic dual in-line (See General Section)

November 1973

# **GX** family


standard temperature range

CIRCUIT DIAGRAM (one gate)



LOGIC FUNCTION

2



$$Q_1 = G_1 + G_2$$

$$Q_1 = G_1 + G_2$$
  $Q_2 = G_1 + G_2$ 
 $Q_3 = G_3 + G_4 + G_5$   $Q_4 = \overline{G_3 + G_4 + G_5}$ 
 $Q_5 = G_6 + G_7$   $Q_6 = \overline{G_6 + G_7}$ 

$$Q_2 = \overline{G_1 + G_2}$$

$$Q_4 = \overline{G_3 + G_4} + C$$

$$Q_6 = \overline{G_6 + G_7}$$

positive logic: HIGH state = 1 LOW state = 0

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Supply voltage (d.c.)  $V_{\rm EE}$  $V_{I}$ Input voltage **Cutput** current  $I_{O}$  $T_{\rm stg}$ Storage temperature  $T_{i}$ Junction temperature

V

mΑ

 $^{\rm o}$ C

 $^{0}C$ 

 $\max. -8,0$ 

max.

max.

0 to  $V_{\rm EE}$ 

-55 to +125

50

125

# GX family GXB10105

standard temperature range


gate

### **CHARACTERISTICS** (d.c.) at $V_{CC}$ = ground; $V_{EE}$ = -5, 2 V

Each GX circuit has been designed to meet the d.c. specifications shown in the test table below, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow > 2,5 m/s is maintained. Outputs are terminated via a 50  $\Omega$  resistor to -2,0 V. Test values for applied conditions are given in the table and defined in the figure.

Test table

Tamb	0	25	75	°C
V <sub>IHmax</sub>	<b>-</b> 0,840	-0, 810	<b>-</b> 0,720	V
$v_{IHT}$	-1,145	-1,105	-1,045	V
$v_{ILT}$	<b>-1,490</b>	-1,475	-1, 450	v
V <sub>ILmin</sub>	<b>-1,</b> 870	-1,850	-1,830	V



			T <sub>amb</sub> (°C)				G. dision-
	Symbol		0	25	75		Conditions
Output voltage HIGH	v <sub>OH</sub>	min typ. max.	-1000 - -840	-960 -880 -810	-900 - -720	mV mV mV	V <sub>IHmax</sub> or V <sub>ILmin</sub>
Output voltage LOW	v <sub>OL</sub>	min. typ. max.	-1,870 - -1,665	-1, 850 -1, 720 -1, 650	-1,830 - -1,625	V V V	V <sub>ILmin</sub> or V <sub>IHmax</sub>
Output threshold voltage HIGH	V <sub>OHT</sub>	min.	-1020	<b>-</b> 980	-920	mV	one input at VIHT or VILT
Output threshold voltage LOW	V <sub>OLT</sub>	max.	-1,645	<b>-</b> 1,630	<b>-</b> 1,605	V	$\left\{ \begin{array}{l} \text{one input at} \\ \text{$V_{ILT}$ or $V_{IHT}$} \end{array} \right.$
Input current HIGH	I <sub>IH</sub>	max.	-	265	-	μA	{ V <sub>IHmax</sub> for in - put under test
Input current LOW	I <sub>IL</sub>	min.	-	10	-	μΑ	} V <sub>ILmin</sub> for in- put under test
Supply current	I <sub>EE</sub>	typ. max.	-	15 21	-	mA mA	V <sub>ILmin</sub> for all inputs
	$\frac{dV_{OL}}{dV_{EE}}$	typ.	-	0, 25	-		




### **GX** family

standard temperature range

**CHARACTERISTICS** (a.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V;  $T_{amb}$  = 25 °C

	Symbol	min.	typ.	max.		Conditions
Rise propagation delay time; OR output	t <sub>pdr</sub> OR	1,0	2,0	2,9	ns	
Fall propagation delay time; OR output	<sup>t</sup> pdfOR	1,0	2,0	2,9	ns	
Rise propagation delay time; NOR output	<sup>t</sup> pdrNOR	1,0	2, 0	2,9	ns	See waveforms   on page 5
Fall propagation delay time; NOR output	t <sub>pdf</sub> NOR	1,0	2,0	2,9	ns	
Rise time	tr	1, 1	2,0	3,3	ns	
Fall time	t <sub>f</sub>	1, 1	2,0	3,3	ns	J
Input capacitance (see note 1)	$C_{ m I}$	-	_	5	pF	reflection measurement



#### Notes

4

- 1. Input resistance is positive at any frequency.
- 2. Input and output cables to the oscilloscope are 50  $\Omega$  coaxial cables with equal length.
- 3. Input impedance of the oscilloscope is 50  $\Omega$ .
- 4. The unmatched wire stub between coaxial cable and pins under test must be less than 6 mm long for proper tests.


standard temperature range

### **GXB10105**

gate

#### CHARACTERISTICS (continued)

Switching times waveforms





standard temperature range

**GXB10106** 

gate

The GX family of CML silicon monolithic integrated circuits is designed for high speed central processors and digital communication systems.


With 2 ns typical propagation delay and only 25 mW power dissipation per gate, this family offers an excellent speed-power product and so is recommended for high speed large system design.


The GXB10106 is a triple 4-3-3 input NOR gate.

Input pull-down resistors (50 kΩ) allow unused inputs to be left open.

The GX family corresponds to the ECL10000 series.

### TRIPLE NOR GATE





QUICK REFERENCE DATA									
Supply voltage	$v_{EE}$	~5	, 2 ± 10%	V					
Operating ambient temperature range	$T_{amb}$	C	) to +75	<sup>o</sup> C					
Average propagation delay	<sup>t</sup> pd	typ.	2,0	ns					
Output voltage HIGH state LOW state	${ m v}_{ m OH}$	nom.	-880 -1720	mV mV					
Power consumption per package	$P_{av}$	typ.	75	mW					


PACKAGE OUTLINE 16 lead ceramic dual in-line (See General Section)



# **GX** family


standard temperature range

#### CIRCUIT DIAGRAM (one gate)





#### LOGIC FUNCTION



$$Q_1 = \overline{G_1 + G_2 + G_3 + G_4}$$

$$Q_2 = \overline{G_5 + G_6 + G_7}$$

$$Q_3 = \overline{G_8 + G_9 + G_{10}}$$
positive logic: HIGH state = 1
LOW state = 0

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Supply voltage d.c.	$v_{\mathrm{EE}}$	max. $-8,0$	V
Input voltage	$v_{I}$	0 to $V_{ m EE}$	
Output current	$I_{O}$	max. 50	mΑ
Storage temperature	${ m T_{stg}}$	-55 to +125	оС
Junction temperature	$T_{j}$	max. 125	οС

standard temperature range

**GXB10106** 


gate

**CHARACTERISTICS** (d.c.) at  $V_{CC}$  = ground:  $V_{EE}$  = +5, 2 V

Each GX circuit has been designed to meet the d.c. specifications shown in the test table below, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow  $\geq 2.5$  m/s is maintained. Outputs are terminated via a  $50~\Omega$  resistor to -2.0 V. Test values for applied conditions are given in the table and defined in the figure.

#### Test table

T <sub>amb</sub>	0	25	75	οС
V <sub>IHmax</sub>	-0,840	-0,810	-0.720	V
V <sub>lHT</sub>	-1,145	-1.105	-1.045	V
V <sub>ILT</sub>	-1, 490	-1.475	-1,450	V
V <sub>ILmin</sub>	-1,870	-1,850	-1,830	V



	Symbo	1	T <sub>amb</sub> (°C)				Conditions
WATER THE RESIDENCE OF THE PARTY OF THE PART			0	25	75_		
Output voltage HIGH	v <sub>OH</sub>	min. typ. max.	-1000 - -840	-960 -880 -810	-900 - -720	mV	one input at ${ m V}_{ m ILmin}$
Output voltage LOW		min. typ. max.	-1.870 - -1.665	-1,850 -1,720 -1,650	-1, 830 - -1, 625	V	one input at VIHmax
Output threshold voltage HIGH	v <sub>OH,T</sub>	min.	-1020	-980 ·	-920	mV	one inpu <b>t</b> at V <sub>1LT</sub>
Output threshold voltage LOW	VOLT	max.	-1,645	-1.630	-1,605	V	one input at $ m V_{HHT}$
Input current HIGH	1111	max.	-	265	-	μА	V <sub>III</sub> max for in put under test
Input current LOW	$I_{\mathrm{IL}}$	min.	-	10	<u>-</u>	μΑ	V <sub>IL min</sub> for in put under test
Supply current	$I_{ ext{EE}}$	typ. max.	- -	15 21	-	mA mA	$rac{ m V_{ILmin}}{ m all\ inputs}$
	$\frac{\mathrm{dV_{OL}}}{\mathrm{dV_{EE}}}$	typ.		0, 25	-		




# **GX** family

standard temperature range

**CHARACTERISTICS** (a.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V;  $T_{amb}$  = 25  $^{o}C$ 

	Symbol	min.	typ.	max.		Conditions
Rise propagation delay time; NOR output	<sup>t</sup> pdrNOR	1,0	2,0	2,9	ns	
Fall propagation delay time; NOR output	<sup>t</sup> pdfNOR	1,0	2,0	2,9	ns	See waveforms on page 5
Rise time	t <sub>r</sub>	1,1	2,0	3, 3	ns	
Fall time	$t_{f}$	1, 1	2,0	3, 3	ns	
Input capacitance (see note 1)	${ t C}_{ m I}$	-	-	5	pF	reflection measurement






- 1. Input resistance is positive at any frequency.
- 2. Input and output cables to the oscilloscope are  $50\ \Omega$  coaxial cables with equal length.
- 3. Input impedance of the oscilloscope is 50  $\Omega$ .
- 4. The unmatched wire stub between coaxial cable and pins under test must be less than 6 mm long for proper tests.



### CHARACTERISTICS (continued)







standard temperature range

The GX family of CML silicon monolithic integrated circuits is designed for high speed central processors and digital communication systems.


With 2,0 ns typical propagation delay and only 25 mW power dissipation per gate, this family offers an excellent speed-power product and so is recommended for high speed large system design.


The GXB10107 is a three gate array designed to provide the positive EXCLUSIVE OR and NOR functions.

Input pull-down resistors (50 kQ) allow unused inputs to be left open.

The GX family corresponds to the ECL10000series.

# TRIPLE EXCLUSIVE OR/EXCLUSIVE NOR GATE





$$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$$
  
 $V_{EE} = -5, 2 \text{ V}$ 


QUICK REFERENCE DATA									
Supply voltage	$v_{\mathrm{EE}}$	-5	, 2 ± 10%	V					
Operating ambient temperature	$T_{amb}$	C	) to +75	оС					
Average propagation delay	<sup>t</sup> pd	typ.	2, 4	ns					
Output voltage HIGH state LOW state	${ m v_{OH} \atop v_{OL}}$	nom.	-880 -1720	m V m V					
Power consumption per package	$P_{av}$	typ.	115	m W					

PACKAGE OUTLINE 16 lead ceramic dual in line (See General Section)


# **GX** family

standard temperature range

#### CIRCUIT DIAGRAM (one gate)



#### LOGIC FUNCTION



$$Q_1 = \overline{G_1} \cdot \overline{G_2} + G_1 \cdot G_2$$

$$\mathsf{Q}_2 = \mathsf{G}_1 \ , \ \overline{\mathsf{G}_2} + \overline{\mathsf{G}_1} \ , \ \mathsf{G}_2$$

$$Q_3 = \overline{G_3}$$
 .  $\overline{G_4} + G_3$  .  $G_4$ 

$$Q_4$$
 =  $\mathrm{G}_3$  .  $\overline{\mathrm{G}_4} + \overline{\mathrm{G}_3}$  .  $\mathrm{G}_4$ 

$$\mathsf{Q}_5 = \overline{\mathsf{G}_5}$$
 .  $\overline{\mathsf{G}_6} + \mathsf{G}_5$  .  $\mathsf{G}_6$ 

$$\mathrm{Q}_6=\mathrm{G}_5$$
 .  $\overline{\mathrm{G}}_6+\overline{\mathrm{G}}_5$  .  $\mathrm{G}_6$ 

positive logic: HIGH state = 1 LOW state = 0

### RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage (d.c.)	$v_{\mathrm{EE}}$	max	8,0	V
Input voltage	$v_{I}$	0 to V	EE	
Output current	$I_{O}$	max.	50	mA
Storage temperature	$T_{stg}$	-55 to +	-125	$^{\mathrm{o}}\mathrm{C}$
Junction temperature	Тį	max.	125	$^{\mathrm{o}}\mathrm{C}$

standard temperature range


gate

### **CHARACTERISTICS** (d. c.) at $V_{CC}$ = ground; $V_{EE}$ = -5, 2 V

Each GX circuit has been designed to meet the d.c. specifications shown in the test table below, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow > 2,5 m/s is maintained. Outputs are terminated via a 50 \O resistor to -2,0 V. Test values for applied conditions are given in the table and defined in the figure.

Test table

T <sub>amb</sub>	0	25	75	°C
V <sub>IHmax</sub>	-0,840	-0,810	<b>-</b> 0, 720	V
$v_{IHT}$	-1, 145	-1,105	-1,045	V
V <sub>ILT</sub>	-1, 490	-1,475	-1, 450	V
V <sub>ILmin</sub>	-1,870	-1,850	-1,830	V



	T <sub>amb</sub> (°C)					G. IV.	
	Symbol		0	25	75		Conditions
Output voltage HIGH	V <sub>OH</sub> ty	nin. yp.	-1000 - -840		-900 - -720	mV	See note 1
Output voltage LOW	V <sub>OL</sub> ty	yp.	-	-1,720	-1,830 -1,625	V	See note 2
Output threshold voltage HIGH	V <sub>OHT</sub> m	nin.	-1020	-980	-920	mV	See note 3
Output threshold voltage LOW	V <sub>OLT</sub> m	nax.	-1,645	-1,630	-1 ,605	V	See note 4

- 1.  $V_{ILmin}$  or  $V_{IHmax}$  on both inputs for invert outputs.
- V<sub>ILmin</sub> on one input and V<sub>IHmax</sub> on other input for direct outputs.

  2. V<sub>ILmin</sub> on one input and V<sub>IIImax</sub> on other input for invert outputs.

  V<sub>II.min</sub> or V<sub>IHmax</sub> on both inputs for direct outputs.

  3. V<sub>ILT</sub> or V<sub>IHT</sub> on both inputs for invert outputs.
- - $\boldsymbol{V}_{\mbox{\footnotesize{ILT}}}$  on one input and  $\boldsymbol{V}_{\mbox{\footnotesize{HIT}}}$  on other input for direct outputs.
- 4.  $V_{ILT}^{ILT}$  on one input and  $V_{IHT}^{III}$  on other input for invert outputs. VILT or VIHT on both inputs for direct outputs.

# **GXB 10107**

gate

# **GX** family

standard temperature range

#### CHARACTERISTICS (continued)

	Symbol				T <sub>amb</sub> ( <sup>o</sup> C	75		Conditions
Input current HIGH								
pins 4, 9, 14 pins 5, 7, 15	I <sub>IH</sub>	max.	-	350 265	-	μ <b>Α</b> μ <b>Α</b>	V <sub>IHmax</sub> for input under test	
Input current LOW	$I_{ m IL}$	min.	-	10	_	μA	$\left. egin{array}{l} V_{ILmin}  ext{ for input} \\ under test \end{array} \right.$	
Supply current	I <sub>EE</sub>	typ.	- -	23 28	-	mA mA	V <sub>IHmax</sub> for all inputs	
	$\frac{\mathrm{dV_{OL}}}{\mathrm{dV_{EE}}}$	typ.	_	0, 25	-			


**CHARACTERISTICS** (a.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V;  $T_{amb}$  = 25  $^{o}C$ 

	Symbol	min.	typ.	max.	Conditions
Rise propagation delay times: OR output NOR output	<sup>t</sup> pdrOR {	1, 1 1, 1 1, 1 1, 1	2, 0 2, 8 2, 0 2, 8	3,7 ns 3,7 ns 3,7 ns 3,7 ns	Inputs 4,9 or 14 Inputs 5,7 or 15 Inputs 4,9 or 14 Inputs 5,7 or 15
Fall propagation delay times: OR output NOR output	$t_{pdfOR}$ $\left\{ t_{pdfNOR} \right\}$	1, 1 1, 1 1, 1 1, 1	2, 0 2, 8 2, 0 2, 8	3,7 ns 3,7 ns 3,7 ns 3,7 ns	Inputs 4, 9 or 14 Inputs 5, 7 or 15 Inputs 4, 9 or 14 Inputs 5, 7 or 15
Rise time	$t_{\mathbf{r}}$	1, 1	2, 5	3,5 ns	
Fall time	$t_f$	1, 1	2,5	3,5 ns	
Input capacitance (see note)	CI	_	-	5 pF	reflection measurement

Note: Input resistance is positive at any frequency


#### CHARACTERISTICS (continued)

Switching times test circuit



#### Notes

- 1. Input and output cables to the oscilloscope are 50 \(\Omega\) coaxial cables with equal length.
- 2. The unmatched wire stub between coaxial cable and pins under test must be less than 6 mm long for proper tests.
- 3. Input impedance of the oscilloscope is  $50 \Omega$ .





### GA lumily

standard temperature range

gate

The GX family of CML silicon monolithic integrated circuits is designed for high speed central processors and digital communication systems.


With 2.0 ns typical propagation delay and only 25 mW power dissipation per gate, this family offers an excellent speed-power product and so is recommended for high speed large system design.


The GXB10109 is a dual 4-5 input OR/NOR gate.

Input pull-down resistors (50 kΩ) allow unused inputs to be left open.

The GX family corresponds to the ECL10000series.

## **DUAL OR/NOR GATE**





$$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$$
  
 $V_{EE} = -5, 2 \text{ V}$ 

QUICK REFERENCE DATA								
Supply voltage	$v_{\mathrm{EE}}$	-5	, 2 ± 10%	V				
Operating ambient temperature range	$T_{amb}$	0	to +75	$^{\rm o}$ C				
Average propagation delay	<sup>t</sup> pd	typ.	2,0	ns				
Output voltage HIGH state LOW state	${ m v_{OH}} { m v_{OL}}$	nom. nom.	-880 -1720	mV mV				
Power consumption per package	$P_{\mathbf{av}}$	typ.	50	mW				


PACKAGE OUTLINE 16 lead ceramic dual in-line (See General Section)



## **GX** family


standard temperature range

#### CIRCUIT DIAGRAM (one gate)





### LOGIC FUNCTION



$$Q_1 = \overline{G_1 + G_2 + G_3 + G_4}$$

$$Q_3 = \overline{G_5 + G_6 + G_7 + G_8 + G_9}$$

$$Q_2 = G_1 + G_2 + G_3 + G_4$$

$$Q_4 = G_5 + G_6 + G_7 + G_8 + G_9$$

Positive logic: HIGH state = 1 LOW state = 0

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Supply voltage (d.c.)  $\max. -8,0$ V  $V_{EE}$  $V_{\rm L}$ Input voltage 0 to  $V_{\mathrm{EE}}$ Output current  $I_{O}$ 50 mΑ max.  $T_{\rm stg}$  $^{\rm o}$ C Storage temperature -55 to +125 125  $^{0}C$ Junction temperature max.

3

# gate

**GX family** standard temperature range


ge ||

**CHARACTERISTICS** (d.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V

Each GX circuit has been designed to meet the d.c. specifications shown in the test table below, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow > 2,5 m/s is maintained. Outputs are terminated via a 50  $\Omega$  resistor to -2,0 V. Test values for applied conditions are given in the table and defined in the figure.

Test table

T <sub>amb</sub>	0	25	75	°С
V <sub>IHmax</sub>	-0,840	<b>-</b> 0, 810	-0,720	V
V <sub>IHT</sub>	<b>-</b> 1, 145	<b>-</b> 1, 105	-1,045	v
V <sub>ILT</sub>	<b>-</b> 1, <b>4</b> 90	<b>-1,475</b>	-1, 450	V
V <sub>ILmin</sub>	<b>-</b> 1,870	<b>-1</b> , 850	<b>-</b> 1, 830	V



	r			T <sub>amb</sub> (°C	C)		
	Symbol		0	25	75		Conditions
Output voltage HIGH	V <sub>OH</sub>	min typ. max.	-1000 - -840	-960 -880 -810	-900 - -720	mV mV mV	$\left.\begin{array}{l} V_{\text{IHmax}} \text{ or } \\ V_{\text{ILmin}} \end{array}\right.$
Output voltage LOW	$v_{OL}$	min. typ. max.	-1,870 - -1,665	-1,850 -1,720 -1,650	-1, 830 - -1, 625	V V V	$\left. egin{array}{l} V_{ m ILmin} \ { m or} \ V_{ m IHmax} \end{array}  ight.$
Output threshold voltage HIGH	V <sub>OHT</sub>	min.	-1020	<b>-</b> 980	-920	mV	V <sub>IHT</sub> or V <sub>ILT</sub>
Output threshold voltage LOW	V <sub>OLT</sub>	max.	-1,645	<b>-</b> 1,630	-1,605	v	V <sub>ILT</sub> or V <sub>IHT</sub>
Input current HIGH	I <sub>IH</sub>	max.	-	265	-	μA	{ V <sub>IHmax</sub> for in- put under test
Input current LOW	$I_{IL}$	min.	-	10	-	μΑ	V <sub>ILmin</sub> for in- put under test
Supply current	I <sub>EE</sub>	typ. max.	<u>-</u> -	10 14	-	mA mA	V <sub>ILmin</sub> for all inputs
	$\frac{\mathrm{dV_{OL}}}{\mathrm{dV_{EE}}}$	typ.	-	0,25	-		



### GXB10109

gate


### **GX** family

standard temperature range

**CHARACTERISTICS** (a.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V;  $T_{amb}$  = 25 °C

	Symbol	min.	typ.	max.		Conditions
Rise propagation delay time; OR output	t <sub>pdr</sub> OR	1,0	2, 0	2,9	ns	
Fall propagation delay time; OR output	<sup>t</sup> pdfOR	1,0	2, 0	2,9	ns	
Rise propagation delay time; NOR output	<sup>t</sup> pdrNOR	1,0	2, 0	2,9	ns	See waveforms on page 5
Fall propagation delay time; NOR output	<sup>t</sup> pdfNOR	1,0	2, 0	2,9	ns	
Rise time	tr	1, 1	2,0	3,3	ns	
Fall time	<sup>t</sup> f	1, 1	2,0	3,3	ns	J
Input capacitance (see note 1)	$c_{\mathrm{I}}$	-	-	5	pF	reflection measurement





- 1. Input resistance is positive at any frequency.
- 2. Input and output cables to the oscilloscope are 50  $\Omega$  coaxial cables with equal length.
- 3. Input impedance of the oscilloscope is 50  $\Omega_{\bullet}$
- 4. The unmatched wire stub between coaxial cable and pins under test must be less than 6 mm long for proper tests..




standard temperature range

### **GXB10109**

gate

#### CHARACTERISTICS (continued)







standard temperature range

### **GXB10110**

line driver


The GX family of CML silicon monolithic integrated circuits is designed for high speed central processors and digital communication systems.


With 2,0 ns typical propagation delay and only  $25\,\mathrm{mW}$  power dissipation per gate, this family offers an excellent speed-power product and so is recommended for high speed large system design.

The GXB10110 is a dual 3-input/3-output OR gate intended to drive up to three transmission lines simultaneously. This feature makes the device particularly useful in clock distribution applications.

The GX family corresponds to the ECL10000series.

### **DUAL 3-INPUT/3-OUTPUT OR LINE DRIVER**





$$V_{\rm CC1}$$
 =  $V_{\rm CC2}$  =  $V_{\rm CC3}$  = 0 V (ground)  
 $V_{\rm EE}$  = -5, 2 V

1

QUICK REFERENCE DATA								
Supply voltage	$v_{\mathrm{EE}}$	-5	, 2 ± 10%	V				
Operating ambient temperature range	$T_{amb}$	0	to +75	$^{\mathrm{o}}\mathrm{C}$				
Average propagation delay	<sup>t</sup> pd	typ.	2, 4	ns				
Output voltage HIGH state LOW state	${ m v_{OH}}$	nom.	-880 -1720	mV mV				
Power consumption per package	$P_{av}$	typ.	150	mW				

PACKAGE OUTLINE 16 lead ceramic dual in-line (See General Section)




### **GXB10110**

line driver

# **GX** family


standard temperature range

#### CIRCUIT DIAGRAM (one gate)





#### LOGIC FUNCTION



$$Q_1 = Q_2 = Q_3 = G_1 + G_2 + G_3$$
  
 $Q_4 = Q_5 = Q_6 = G_4 + G_5 + G_6$ 

Positive logic: HIGH state = 1 LOW state = 0

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Supply voltage (d.c.)	$v_{EE}$	max8,0	V
Input voltage	$v_{\mathbf{I}}$	$^{\circ}0$ to ${ m V_{EE}}$	
Output current	$I_{O}$	max. 50	mΑ
Storage temperature	$T_{ m stg}$	<b>-</b> 55 to +125	$^{\circ}$ C
Junction temperature	Ti	max. 125	оС

standard temperature range

### **GXB10110**


line driver

### **CHARACTERISTICS** (d.c.) at $V_{CC}$ = ground; $V_{EE}$ = -5, 2 V

Each GX circuit has been designed to meet the d.c. specifications shown in the test table below, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow  $\geq$  2,5 m/s is maintained. Outputs are terminated via a 50  $\Omega$  resistor to -2,0 V. Test values for applied conditions are given in the table and defined in the figure.

Test table

T <sub>amb</sub>	0	25	75	<sup>o</sup> C
V <sub>IHmax</sub>	-0,840	<b>-</b> 0, 810	-0,720	V
V <sub>IHT</sub>	<b>-</b> 1, 145	<b>-1,</b> 105	-1,045	V
V <sub>ILT</sub>	<b>-1,</b> 490	<b>-1,475</b>	-1, 450	V
V <sub>ILmin</sub>	<b>-1</b> , 870	<b>-1,</b> 850	<b>-</b> 1, 830	V



	7			****			,
	Symbol		0	T <sub>amb</sub> ( <sup>o</sup> c	C) 75		Conditions
Output voltage HIGH	V <sub>OH</sub>	min typ. max.	-1000 - -840	-960 -880 -810	_	mV mV mV	one input at V <sub>IHmax</sub>
Output voltage LOW	$v_{OL}$	min. typ. max.	-1,870 - -1,665	-1, 850 -1, 720 -1, 650	-1,830 -1,625	V V V	one input at VILmin
Output threshold voltage HIGH	V <sub>OHT</sub>	min.	-1020	<b>-</b> 980	<b>-</b> 920	m V	$\left\{ \begin{array}{l} \text{one input at} \\ V_{IHT} \end{array} \right.$
Output threshold voltage LOW	V <sub>OLT</sub>	max.	-1,645	<b>-</b> 1,630	<b>-1,</b> 605	V	$\left\{ \begin{array}{l} \text{one input at} \\ V_{ILT} \end{array} \right.$
Input current HIGH	I <sub>IH</sub>	max.	-	400	-	μА	{ VIIImax for in- put under test
Input current LOW	IIL	min.	-	10	-	μА	V <sub>ILmin</sub> for in- put under test
Supply current	IEE	typ. max.	- ·	30 38	-	mA mA	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	$\frac{dV_{OL}}{dV_{EE}}$	typ.	-	0, 25	-		



line driver


### **GX** family

standard temperature range

**CHARACTERISTICS** (a.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V;  $T_{amb}$  = 25 °C

	Symbol	min.	typ.	max.		Conditions
Rise propagation delay time; OR output	t <sub>pdr</sub>	1,4	2, 4	3,5	ns	
Fall propagation delay time;			0.4	0. "		
OR output	<sup>t</sup> pdf	1,4	2, 4	3,5	ns	See waveforms
Rise time	tr	1, 1	2, 0	3,5	ns	on page 5
Fall time	t <sub>f</sub>	1, 1	2,0	3,5	ns	
Input capacitance (see note 1)	$C_{\mathbf{I}}$	_	-	7	pF	reflection measurement

Switching times test circuit




- 1. Input resistance is positive at any frequency.
- 2. Input and output cables to the oscilloscope are 50  $\Omega$  coaxial cables with equal length.
- 3. Input impedance of the oscilloscope is 50  $\Omega$ .
- 4. The unmatched wire stub between coaxial cable and pins under test must be less than 6 mm long for proper tests.

standard temperature range

# **GXB10110**

line driver

### CHARACTERISTICS (continued)







standard temperature range

**GXB10111** 

line driver


The GX family of CML silicon monolithic integrated circuits is designed for high speed central processors and digital communication systems.

With 2.0 ns typical propagation delay and only 25 mW power dissipation per gate, this family offers an excellent speed-power product and so is recommended for high speed large system design.

The GXB10111 is a dual 3-input/3-output NOR gate intended to drive up to three transmission lines simultaneously. The ability to control three parallel lines makes this device particularly useful in clock distribution applications.

The GX family corresponds to the ECL10000series.

### DUAL 3-INPUT/3-OUTPUT NOR LINE DRIVER



$$V_{CC1} = V_{CC2} = V_{CC3} = 0 \text{ V (ground)}$$
  
 $V_{EE} = -5, 2 \text{ V}$ 

1

QUICK REFERENCE DATA							
Supply voltage	$v_{\rm EE}$	-5	, 2 ± 10%	V			
Operating ambient temperature range	$T_{amb}$	0	to +75	$^{\mathrm{o}}\mathrm{C}$			
Average propagation delay	<sup>t</sup> pd	typ.	2, 4	ns			
Output voltage HIGH state LOW state	${ m v_{OH} \over  m v_{OL}}$	nom. nom.	-880 -1720	mV mV			
Power consumption per package	Pav	typ.	150	mW			

PACKAGE OUTLINE 16 lead ceramic dual in-line (See General Section)


November 1973

#### line driver

# **GX** family


standard temperature range

### CIRCUIT DIAGRAM (one gate)



#### LOGIC FUNCTION

2



$$\begin{aligned} & Q_1 = Q_2 = Q_3 = \overline{G_1 + G_2 + G_3} \\ & Q_4 = Q_5 = Q_6 = \overline{G_4 + G_5 + G_6} \end{aligned}$$

Positive logic: HIGH state = 1 LOW state = 0

### RATINGS Limting values in accordance with the Absolute Maximum System (IEC134)

Supply voltage (d.c.)	$v_{EE}$	$\max8,0$	V
Input voltage	$v_{I}$	0 to $V_{\mbox{\footnotesize{EE}}}$	
Output current	$I_{O}$	max. 50	mΑ
Storage temperature	$T_{ m stg}$	-55 to +125	$^{\rm o}$ C
Junction temperature	Т	max. 125	<sup>o</sup> C

standard temperature range

### **GXB10111**


line driver

### **CHARACTERISTICS** (d.c.) at $V_{CC}$ = ground; $V_{EE}$ = -5, 2 V

Each GX circuit has been designed to meet the d.c. specifications shown in the test table below, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow > 2,5 m/s is maintained. Outputs are terminated via a 50  $\Omega$  resistor to -2,0 V. Test values for applied conditions are given in the table and defined in the figure.

Test table

T <sub>amb</sub>	0	25	75	°C
V <sub>IHmax</sub>	-0,840	<b>-</b> 0,810	-0,720	V
VIHT	-1,145	<b>-1,</b> 105	-1,045	v
VILT	-1,490	<b>-1,4</b> 75	-1, 450	V
V <sub>ILmin</sub>	<b>-1,</b> 870	<b>-1,</b> 850	<b>-</b> 1,830	v



	T <sub>amb</sub> (°C)							
	Symbol		0	25	75		Conditions	
Output voltage HIGH	v <sub>OH</sub>	min typ. max.	-1000 - -840	-960 -880 -810	-900 - -720	mV mV mV	$\left.\begin{array}{c} \text{one input at} \\ V_{ILmin} \end{array}\right.$	
Output voltage LOW	$v_{OL}$	min. typ. max.	-1,870 - -1,665	-1, 850 -1, 720 -1, 650	-1,830 -1,625	V V V	one input at VIHmax	
Output threshold voltage HIGH	V <sub>OHT</sub>	min.	-1020	<b>-</b> 980	<b>-</b> 920	m V	$\left\{ egin{array}{l}  ext{one input at} \ V_{\mathrm{ILT}} \end{array}  ight.$	
Output threshold voltage LOW	VOLT	max.	-1,645	<b>-</b> 1,630	-1,605	V	$\left\{ \begin{array}{l} \text{one input at} \\ V_{IHT} \end{array} \right.$	
Input current HIGH	I <sub>IH</sub>	max.	-	400	-	μА	$ \left\{ \begin{array}{l} V_{IHmax} \text{ for in} \\ \text{put_under test} \end{array} \right. $	
Input current LOW	IIL	min.	-	10	-	μА	\ V <sub>ILmin</sub> for in put under test	
Supply current	I <sub>EE</sub>	typ. max.	-	30 38	<u>-</u>	mA mA	\ \ VILmin for all inputs	
	$\frac{dV_{\rm OL}}{dV_{\rm EE}}$	typ.	-	0, 25	-		·	



line driver


### **GX** family

standard temperature range

**CHARACTERISTICS** (a.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V;  $T_{amb}$  = 25  $^{o}C$ 

	Symbol	min.	typ.	max.		Conditions
Rise propagation delay time; NOR output	t <sub>pdr</sub>	1,4	2, 4	3,5	ns	
Fall propagation delay time; NOR output	t <sub>pdf</sub>	1,4	2,4	3,5	ns	See waveforms
Rise time	tr	1, 1	2, 1	3,5	ns	on page 5
Fall time	t <sub>f</sub>	1, 1	2, 1	3,5	ns	
Input capacitance (see note 1)	CI	_	-	7	pF	reflection measurement





- 1. Input resistance is positive at any frequency.
- 2. Input and output cables to the oscilloscope are 50  $\Omega$  coaxial cables with equal length.
- 3. Input impedance of the oscilloscope is 50  $\Omega$ .
- 4. The unmatched wire stub between coaxial cable and pins under test must be less than 6 mm long for proper tests.




standard temperature range

# **GXB10111**

line driver

### CHARACTERISTICS (continued)







standard temperature range


The GX family of CML silicon monolithic integrated circuits is designed for high speed central processors and digital communication systems.


With 2.0 ns typical propagation delay and only 25 mW power dissipation per gate, this family offers an excellent speed-power product and so is recommended for high speed large system design.

The GXB10115 is a quadruple differential amplifier intended for use in sensing signals over long lines. The base bias supply makes the device useful in other applications where a stable reference voltage is necessary.

The GX family corresponds to the ECL10 000 series.

### QUADRUPLE LINE RECEIVER





$$V_{CC1}$$
 =  $V_{CC2}$  = 0 V (ground)  
 $V_{EE}$  = -5, 2 V


QUICK REFERENCE DATA									
Supply voltage	$v_{\rm EE}$	-5,	2 ± 10%	V					
Operating ambient temperature range	$T_{amb}$	0	to +75	$^{\mathrm{o}}\mathrm{C}$					
Average propagation delay	<sup>t</sup> pd	typ.	2,0	ns					
Output voltage HIGH state LOW state	${ m v_{OH} \over  m v_{OL}}$	nom. nom.	-880 -1720	mV mV					
Power consumption per package	$P_{av}$	typ.	95	mW					

PACKAGE OUTLINE 16 lead ceramic dual in-line (See General Section)


=

standard temperature range

### CIRCUIT DIAGRAM (one amplifier)



#### LOGIC FUNCTION



With inputs  $G_2$ ,  $G_3$ ,  $G_6$ ,  $G_7$  connected to  $V_{BB}$ .

$$Q_1 = \overline{G_1}$$

$$Q_3 = \overline{G_5}$$

$$Q_2 = \overline{G_4}$$

$$Q_4 = \overline{G_8}$$

Positive logic: HIGH state = 1 LOW state = 0

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

max. -8, 0Supply voltage (d.c.)  $V_{EE}$ V Input voltage  $V_{\mathsf{T}}$ 0 to  $V_{\rm EE}$ Output current  $I_{O}$ max. 50 mΑ  $^{0}C$  $T_{\rm stg}$ Storage temperature -55 to +125  $T_{j}$  $^{o}C$ 125 Junction temperature max.


# **GX** family

standard temperature range

### **CHARACTERISTICS** (d.c.) at $V_{CC}$ = ground; $V_{EE}$ = -5, 2 V

Each GX circuit has been designed to meet the d.c. specifications shown in the test table below, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow > 2,5 m/s is maintained. Outputs are terminated via a 50  $\Omega$  resistor to -2,0 V. Test values for applied conditions are defined in the figure.

V<sub>D</sub> = direct input voltage V<sub>I</sub> = invert input voltage



	Symbo	1	0	Γ <sub>amb</sub> ( <sup>o</sup> C 25	) 75		Conditions ·
Output voltage HIGH	V <sub>OH</sub>	min. typ. max.	-1000 - -840	-960 -880 -810	-	mV	$\begin{cases} V_{D} = -2,09 \text{ V} \\ V_{I} = -2,70 \text{ V} \end{cases}$
Output voltage LOW	V <sub>OL</sub>	min. typ. max.	-1,870 -1,665	-1,850 -1,720 -1,650	-1,830 - -1,625	V V V	$ \begin{cases} V_{\rm D} = -2,70 \text{ V} \\ V_{\rm I} = -2,09 \text{ V} \end{cases} $
Output thres - hold voltage HIGH	v <sub>OHT</sub>	min.	-1020	<b>-</b> 980	<b>-</b> 920	mV	$ \begin{cases} V_D - V_I = 185 \text{ mV} \\ V_D = -0,600 \text{ V to} \\ -3,065 \text{ V} \end{cases} $
Output thres- hold voltage LOW	V <sub>OLT</sub>	max.	-1,645	-1,630	<b>-1,</b> 605	V	$\left\{ \begin{array}{l} V_{I} = V_{D} = 185 \text{ mV} \\ V_{D} = -0, 785 \text{ V to} \\ -3, 250 \text{ V} \end{array} \right.$
Input current HIGH	I <sub>IH</sub>	typ. max.	- -	40 80	-	μΑ μΑ	$V_{IH} = -0.81 \text{ V}$
Supply current	$I_{\mathrm{EE}}$	typ. max.	-	20 25	<del>-</del> -	mA mA	$ \begin{cases} V_{D} = -2,70 \text{ V} \\ V_{I} = -2,09 \text{ V} \end{cases} $
	$\frac{dV_{OL}}{dV_{EE}}$	typ.	_	0, 25	-		


August 1973 3

### **GX** family

standard temperature range


**CHARACTERISTICS** (a.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V;  $T_{amb}$  = 25  $^{o}C$ 

	Symbol	min.	typ.	max.		Conditions	
Rise propagation delay time Fall propagation	<sup>t</sup> pdr	1,0	2, 0	2,9	ns	pins 4, 7, 10, 13 connected to V <sub>BB</sub> . See wave-	
delay time	t <sub>pdf</sub>	1,0	2,0	2,9	ns	forms on page 5	
Rise time	t <sub>r</sub>	1, 1	2,0	3,3	ns	See waveforms	
Fall time	t <sub>f</sub>	1,1	2,0	3,3	ns	on page 5	
Input capacitance (see note 1)	$c_{\mathrm{I}}$	-	-	5	pF	reflection measurement	



- 1. Input resistance is positive at any frequency.
- 2. Input and output cables to the oscilloscope are  $50~\Omega$  coaxial cables with equal lengths.
- 3. Input impedance of the oscilloscope is 50  $\Omega$ .
- 4. The unmatched wire stub between coaxial cable and pins under test must be less than 6 mm long for proper tests.

#### CHARACTERISTICS (continued)





Pulse generator connected to direct input. Invert inputs G<sub>1</sub>, G<sub>4</sub>, G<sub>5</sub> and G<sub>8</sub> connected to V<sub>BB</sub>,

<sup>&</sup>lt;sup>2</sup>) Pulse generator connected to invert input. Direct inputs  $G_2$ ,  $G_3$ ,  $G_6$  and  $G_7$  connected to  $V_{BB}$ .



1

**GX** family

standard temperature range

gate


The GX family of CML silicon monolithic integrated circuits is designed for high speed central processors and digital communication systems.


With 2,0 ns typical propagation delay and only 25 mW power dissipation per gate, this family offers an excellent speed-power product and so is recommended for high speed large system design.

The GXB10117 is a dual 2-wide 2-3 input OR-AND/OR-AND-INVERT gate designed for use in data control as a general purpose logic element.

The GX family corresponds to the ECL10000series.

## **DUAL OR-AND/OR-AND-INVERT GATE**





$$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$$
  
 $V_{EE} = -5, 2 \text{ V}$ 

QUICK REFERENCE DATA										
Supply voltage	$v_{\rm EE}$	-5	$,2\pm10\%$	V						
Operating ambient temperature range	$T_{amb}$	0	to +75	$^{\mathrm{o}}\mathrm{C}$						
Average propagation delay	<sup>t</sup> pd	typ.	2, 3	ns						
Output voltage HIGH state LOW state	${ m v_{OH} \atop v_{OL}}$	nom.	-880 -1720	mV mV						
Power consumption per package	Pav	typ.	100	mW						


PACKAGE OUTLINE 16 lead ceramic dual in-line (See General Section)

November 1973

## **GX** family


standard temperature range

### CIRCUIT DIAGRAM





### LOGIC FUNCTION



$$Q_{1} = \overline{(G_{1} + G_{2}) \cdot (G_{3} + G_{4} + G_{5})}$$

$$Q_{2} = \overline{(G_{1} + G_{2}) \cdot (G_{3} + G_{4} + G_{5})}$$

$$Q_{3} = \overline{(G_{8} + G_{9}) \cdot (G_{5} + G_{6} + G_{7})}$$

$$Q_{4} = \overline{(G_{8} + G_{9}) \cdot (G_{5} + G_{6} + G_{7})}$$

Positive logic: HIGH state = 1 LOW state = 0

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Supply voltage (d.c.)	$v_{\rm EE}$	max8,0	V
Input voltage	$v_{\rm I}$	0 to $V_{\mbox{\footnotesize EE}}$	
Output current	$I_{O}$	max. 50	mA
Storage temperature	$T_{ m stg}$	−55 to +125	$^{\mathrm{o}}\mathrm{C}$
Junction temperature	$T_{\mathbf{i}}$	max. 125	$^{\mathrm{o}}\mathrm{C}$

standard temperature range

## **GXB10117**


gate

## **CHARACTERISTICS** (d.c.) at $V_{CC}$ = ground; $V_{EE}$ = -5, 2 V

Each GX circuit has been designed to meet the d.c. specifications shown in the test table below, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow > 2,5 m/s is maintained. Outputs are terminated via a 50  $\Omega$  resistor to -2,0 V. Test values for applied conditions are given in the table and defined in the figure.

Test table

Tamb	0	25	75	°С
$V_{IHmax}$	-0,840	<b>-</b> 0, 810	-0,720	V
V <sub>IHT</sub>	<b>-</b> 1, 145	<b>-</b> 1, 105	-1,045	V
V <sub>ILT</sub>	<b>-1,490</b>	<b>-1,4</b> 75	-1, 450	V
V <sub>ILmin</sub>	<b>-1,</b> 870	<b>-1</b> , 850	<b>-</b> 1,830	V



-	Symbol		0	T <sub>amb</sub> (°C	C) 75		Conditions
Output voltage HIGH	$v_{OH}$	min typ. max.	-1000 - -840	-960 -880 -810	-900 - -720	mV mV mV	V <sub>IHmax</sub> or V <sub>ILmin</sub>
Output voltage LOW	V <sub>OL</sub>	min. typ. max.	-2,000 - -1,665	-1,990 -1,720 -1,650	-1,970 - -1,625	V V V	V <sub>ILmin</sub> or V <sub>IHmax</sub>
Output threshold voltage HIGH	V <sub>OHT</sub>	min.	-1020	<b>-</b> 980	<b>-</b> 920	mV	V <sub>IHT</sub> or V <sub>ILT</sub>
Output threshold voltage LOW	V <sub>OLT</sub>	max.	-1,645	<b>-</b> 1,630	<b>-1,</b> 605	V	V <sub>ILT</sub> or V <sub>IHT</sub>
Input current HIGH	l	9 max. r max.	-	355 265	-	μ <b>Α</b> μ <b>Α</b>	VIHmax for in-
Input current LOW	IIL	min.	-	10	-	μА	V <sub>ILmin</sub> for in- put under test
Supply current	IEE	typ. max.	-	20 26	-	mA mA	VILmin for all inputs
	$\frac{\mathrm{dV_{OL}}}{\mathrm{dV_{EE}}}$	typ.	-	0, 25	<u>-</u>		




## **GX** family

standard temperature range

**CHARACTERISTICS** (a.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V  $T_{amb}$  = 25  $^{o}C$ 

	Symbol	min.	typ.	max.		Conditions
Rise propagation delay time; OR output	<sup>t</sup> pdrOR	1,4	2,3	3,4	ns	1
Fall propagation delay time; OR output	t <sub>pdfOR</sub>	1,4	2, 3	3,4	ns	
Rise propagation delay time; NOR output	<sup>t</sup> pdrNOR	1, 4	2, 3	3,4	ns	See waveforms   on page 5
Fall propagation delay time; NOR output	t <sub>pdfNOR</sub>	1,4	2, 3	3,4	ns	
Rise time	t <sub>r</sub>	1, 1	2, 2	4,0	ns	
Fall time	t <sub>f</sub>	1, 1	2, 2	4,0	ns	)
Input capacitance (see note 1)	C <sub>I</sub> : pin 9 other pins	<u>-</u>	- -	7 5	pF pF	reflection measurement





### Notes

- 1. Input resistance is positive at any frequency.
- 2. In order to enable the output, at least one input of the other gates dotted to the gate under test must be HIGH.
- 3. Input and output cables to the oscilloscope are 50  $\Omega$  coaxial cables with equal length.
- 4. Input impedance of the oscilloscope is 50  $\Omega$ .
- 5. The unmatched wire stub between coaxial cable and pins under test must be less than 6 mm long for proper tests.




standard temperature range

gate

### CHARACTERISTICS (continued)

Switching times waveforms






## **GX** family


standard temperature range

### CIRCUIT DIAGRAM (one gate)





### LOGIC FUNCTION



$$Q_1 = (G_1 + G_2 + G_3) \cdot (G_4 + G_5 + G_6)$$
  
 $Q_2 = (G_6 + G_7 + G_8) \cdot (G_9 + G_{10} + G_{11})$ 

Positive logic: HIGH state = 1 LOW state = 0

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Supply voltage (d.c.)	$v_{EE}$	$\max8,0$	V
Input voltage	$v_{I}$	0 to $v_{\rm EE}$	
Output current	$I_{O}$	max. 50	mΑ
Storage temperature	$T_{\mathrm{stg}}$	<b>-</b> 55 to +125	oС
Junction temperature	T <sub>i</sub>	max. 125	$^{\rm O}{ m C}$

## GXB10118

## **GX** family

standard temperature range


gate

## **CHARACTERISTICS** (d.c.) at $V_{CC}$ = ground; $V_{EE}$ = -5, 2 V

Each GX circuit has been designed to meet the d.c. specifications shown in the test table below, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow > 2,5 m/s is maintained. Outputs are terminated via a 50  $\Omega$  resistor to -2,0 V. Test values for applied conditions are given in the table and defined in the figure.

Test table

Tamb	0	25	75	оС
V <sub>IHmax</sub>	<b>-</b> 0,840	<b>-</b> 0, 810	<b>-</b> 0, 720	V
V <sub>IHT</sub>	-1,145	<b>-</b> 1, 105	-1,045	V
V <sub>ILT</sub>	<b>-1,49</b> 0	<b>-1,4</b> 75	-1, 450	V
V <sub>ILmin</sub>	<b>-1,</b> 870	<b>-1,</b> 850	<b>-</b> 1, 830	V



			T <sub>amb</sub> (°C)				
	Symbol		0	25	75		Conditions
Output voltage HIGH	v <sub>OH</sub>	min typ. max.	-1000 - -8 <b>4</b> 0	-960 -880 -810	-900 - -720	$mV\\ mV\\ mV$	Inputs at Villmax
Output voltage LOW	$v_{OL}$	min. typ. max.	-2,000 - -1,665	-1, 990 -1, 720 -1, 650	-1,970 - -1,625	V V V	Inputs at VILmin
Output threshold voltage HIGH	$v_{OHT}$	min.	1020	<b>-</b> 980	-920	mV	{ Inputs at VIHT
Output threshold voltage LOW	v <sub>OLT</sub>	max.	-1,645	-1,630	-1,605	V	Inputs at   VILT
Input current HIGH	pin 9 I <sub>IH</sub> other input:		- -	355 265	-	μ <b>Α</b> μ <b>Α</b>	V <sub>IHmax</sub> for in-
Input current LOW	$I_{IL}$	min.	-	10	-	μA	V <sub>IL min</sub> for in- put under test
Supply current	$I_{\rm EE}$	typ. max.	-	20 26	_	mA mA	} V <sub>ILmin</sub> for all inputs
	$\frac{dV_{OL}}{dV_{EE}}$	typ.	_	0, 25	-		




## **GX** family

standard temperature range

**CHARACTERISTICS** (a.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V;  $T_{amb}$  = 25  $^{o}C$ 

Symbol	min.	typ.	max.		Conditions
t <sub>pdr</sub>	1,4	2,3	3,4	ns	
t <sub>pdf</sub>	1,4	2,3	3,4	ns	See waveforms on page 5
tr	1,5	2,5	4,0	ns	
t <sub>f</sub>	1,5	2,5	4,0	ns	
CI:					,
pin 9 other inputs	-	- -	7 5	pF pF	reflection measurement
	tpdr  tpdf tr  tf CI: pin 9	t <sub>pdr</sub> 1,4  t <sub>pdf</sub> 1,4  t <sub>r</sub> 1,5  t <sub>f</sub> 1,5  C <sub>I</sub> : pin 9 -	t <sub>pdr</sub> 1,4 2,3  t <sub>pdf</sub> 1,4 2,3  t <sub>r</sub> 1,5 2,5  t <sub>f</sub> 1,5 2,5  C <sub>I</sub> : pin 9	t <sub>pdr</sub> 1,4 2,3 3,4  t <sub>pdf</sub> 1,4 2,3 3,4  t <sub>r</sub> 1,5 2,5 4,0  t <sub>f</sub> 1,5 2,5 4,0  C <sub>I</sub> : pin 9 - 7	t <sub>pdr</sub> 1,4 2,3 3,4 ns  t <sub>pdf</sub> 1,4 2,3 3,4 ns t <sub>r</sub> 1,5 2,5 4,0 ns t <sub>f</sub> 1,5 2,5 4,0 ns C <sub>I</sub> : pin 9 - 7 pF



### Notes

- 1. Input resistance is positive at any frequency.
- 2. In order to enable the output, at least one input of the other gates dotted to the gate under test must be HIGH.
- 3. Input and output cables to the oscilloscope are  $50~\Omega$  coaxial cables with equal length.
- 4. Input impedance of the oscilloscope is 50  $\Omega$ .
- 5. The unmatched wire stub between coaxial cable and pins under test must be less than 6 mm long for proper tests.




standard temperature range

**GXB10118** 

gate

### CHARACTERISTICS (continued)

Switching times waveforms







standard temperature range

**GXB10119** 

gate


The GX family of CML silicon monolithic integrated circuits is designed for high speed central processors and digital communication systems.


With 2,0 ns typical propagation delay and only 25 mW power dissipation per gate, this family offers an excellent speed-power product and so is recommended for high speed large system design.

The GXB10119 is a 4-wide 4-3-3-3-input OR-AND gate designed for use in data control as a general purpose logic element.

The GX family corresponds to the ECL 10000 series.

## **OR-AND GATE**





$$V_{\rm CC1}$$
 =  $V_{\rm CC2}$  = 0 V (ground)  
 $V_{\rm EE}$  = -5, 2 V

QUICK REFERENCE DATA									
Supply voltage	$v_{\rm EE}$	_	·5, 2 ± 10%	V					
Operating ambient temperature range	$T_{amb}$		0 to +75	$^{\mathrm{o}}\mathrm{C}$					
Average propagation delay	<sup>t</sup> pd	typ.	2, 3	ns					
Output voltage HIGH state LOW state	${ m v}_{ m OH}$	nom.	- 880 -1720	mV mV					
Power consumption per package	$P_{\mathbf{av}}$	typ.	100	mW					

PACKAGE OUTLINE 16 lead ceramic dual in-line (See General Section)




## **GXB10119**

gate

## **GX** family


standard temperature range

### CIRCUIT DIAGRAM





### LOGIC FUNCTION



$$Q = (G_1 + G_2 + G_3 + G_4) \cdot (G_5 + G_6 + G_7) \cdot (G_7 + G_8 + G_9) \cdot (G_{10} + G_{11} + G_{12})$$

Positive logic: HIGH state = 1 LOW state = 0

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

 $\max. -8,0$ V Supply voltage (d.c.)  $V_{EE}$  $V_{\mathbf{I}}$  $0 \ to \ V_{\rm EE}$ Input voltage  $I_{O}$ Output current max. 50 mΑ  $T_{\rm stg}$ -55 to +125  $^{0}C$ Storage temperature  $^{O}C$  $T_{j}$ 125 Junction temperature max.

standard temperature range

**GXB10119** 


gate

CHARACTERISTICS (d.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V

Each GX circuit has been designed to meet the d.c. specifications shown in the test table below, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow  $\geq$  2,5 m/s is maintained. Outputs are terminated via a 50  $\Omega$  resistor to -2,0 V. Test values for applied conditions are given in the table and defined in the figure.

Test table

T <sub>amb</sub>	0	25	75	οС
V <sub>lHmax</sub>	<b>-</b> 0, 840	<b>-</b> 0,810	<b>-</b> 0,720	V
VIHT	<b>-</b> 1, 145	<b>-1</b> , 105	<b>-</b> 1,045	V
$v_{ILT}$	<b>-</b> 1, 490	<b>-1,475</b>	-1, 450	V
V <sub>1Lmin</sub>	<b>-1,</b> 870	<b>-1,</b> 850	<b>-1,</b> 830	V



	Symbol		0	T <sub>amb</sub> (	°C)			Conditions
Output voltage HIGH	VOH	min. typ. max.	-1000 - -840	-960 -880 -810	-900 - -720	mV mV mV		Inputs at Villmax
Output voltage LOW	VOL	min. typ. max.	-2,000 - -1,665	-1, 990 -1, 720 -1, 650	-1, 970 -1, 625	V V V		Inputs at $V_{ m ILmin}$
Output threshold voltage HIGH	$v_{OHT}$	min.	-1020	-980	<b>-</b> 920	mV	1	Inputs at V <sub>IHT</sub>
Output threshold voltage LOW	V <sub>OLT</sub>	max.	<b>-1</b> ,645	<b>-1,</b> 630	<b>-1,</b> 605	V	1	Inputs at V <sub>ILT</sub>
Input current IIIGH	pin 10 I <sub>III</sub> other inputs	may	- -	355 265	-	μA μA	J	V <sub>lHmax</sub> for in- put under test
Input current LOW	IIL	min.	-	10	_	μΑ	1	V <sub>ILmin</sub> for in- put under test
Supply current	$I_{\rm EE}$	typ. max.	-	20 26	<del>-</del> -	mA mA	1	V <sub>ILmin</sub> for all inputs
	$\frac{\mathrm{dV_{OL}}}{\mathrm{dV_{EE}}}$	typ.	-	0, 25	-			, ,



## **GXB10119**

gate


## **GX** family

standard temperature range

CHARACTERISTICS (a.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5,2 V;  $T_{amb}$  = 25  $^{o}C$ 

	Symbol	min.	typ.	max.		Conditions
Rise propagation delay time	t <sub>pdr</sub>	1, 4	2, 3	3,4	ns	
Fall propagation delay time	t <sub>pdf</sub>	1,4	2,3	3,4	ns	See waveforms
Rise time	$t_r$	1,5	2,5	4,0	ns	on page 5
Fall time	$t_f$	1,5	2,5	4,0	ns	
Input capacitance (see note 1)	pin 10	-	-	7	pF	reflection
(see note 1)	other pins	_		5	pF	measurement

Switching times test circuit





### Notes

- 1. Input resistance is positive at any frequency.
- In order to enable the output, at least one input of the other gates dotted to the gate under test must be HIGH.
- 3. Input and output cables to the oscilloscope are 50  $\Omega$  coaxial cables with equal length.
- 4. Input impedance of the oscilloscope is 50  $\Omega$ .
- 5. The unmatched wire stub between coaxial cable and pins under test must be less than 6 mm long for proper tests.


standard temperature range

**GXB10119** 

gate

### CHARACTERISTICS (continued)

Switching times waveforms








The GX family of CML silicon monolithic integrated circuits is designed for high speed central processors and digital communication systems.


With 2,0 ns typical propagation delay and only 25 mW power dissipation per gate, this family offers an excellent speed-power product and so is recommended for high speed large system design.

The GXB10121 is a 4-wide OR-AND/OR-AND-INVERT gate designed for use in data control as a general purpose logic element.

Input pull-down resistors (50 k $\Omega$ ) allow unused inputs to be left open. The GX family corresponds to the ECL10000scries.

## 4-WIDE OR-AND/OR-AND-INVERT GATE





QUICK REFERENCE DATA							
Supply voltage	$v_{\mathrm{EE}}$	-5	, 2 ± 10%	V			
Operating ambient temperature range	$T_{amb}$	(	) to +75	$^{\mathrm{o}}\mathrm{C}$			
Average propagation delay	<sup>t</sup> pd	typ.	2, 3	ns			
Output voltage HIGH state LOW state	$v_{ m OL}$	nom.	-880 -1720	mV mV			
Power consumption per package	$P_{av}$	typ.	100	m W			

PACKAGE OUTLINE 16 lead ceramic dual in-line (See General Section)

1


## **GXB10121**

gate

# **GX** family

standard temperature range


### CIRCUIT DIAGRAM





standard temperature range

### LOGIC FUNCTION



$$Q_{1} = \overline{G_{1} + G_{2} + G_{3}} + \overline{G_{4} + G_{5} + G_{6}} + \overline{G_{6} + G_{7} + G_{8}} + \overline{G_{9} + G_{10} + G_{11}}$$

$$Q_2 = \overline{Q}_1$$

positive logic: HIGH state = 1 LOW state = 0

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)


Supply voltage (d.c.)	$v_{\rm EE}$	max8,0	V
Input voltage	$v_{I}$	0 to $V_{\mbox{\footnotesize EE}}$	
Output current	$^{1}O$	max. 50	mA
Storage temperature	$T_{stg}$	-55 to +125	$^{0}\mathrm{C}$
Junction temperature	$T_{j}$	max. 125	$^{\mathrm{o}\mathrm{C}}$

**CHARACTERISTICS** (d.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V

Each GX circuit has been designed to meet the d.c. specifications shown in the test table below, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow > 2,5 m/s is maintained. Outputs are terminated via a 50  $\Omega$  resistor to -2,0 V. Test values for applied conditions are given in the table and defined in the figure.

### Test table

T <sub>amb</sub>	0	25	75	οС
V <sub>IHmax</sub>	-0,840	-0,810	-0,720	V
V <sub>IHT</sub>	-1,145	-1,105	-1,045	V
V <sub>ILT</sub>	-1,490	-1,475	-1, 450	V
V <sub>ILmin</sub>	<b>-1,</b> 870	-1,850	<b>-1</b> , 830	V



# **GX** family

standard temperature range

CHARACTERISTICS (continued)


CHARACTERISTICS	(continued)						
	Symbol		0	T <sub>amb</sub> (°	C) 75		Conditions
Output voltage HIGH	V <sub>OH</sub>	min. typ. max.	-1000 - -840	-960 -880 -810	-900	mV mV mV	VILmin on inputs for invert output VIHmax on inputs for direct output
Output voltage LOW	VOL	typ.	-2,000 - -1,665	-1, 990 -1, 720 -1, 650	-1, 970 - -1, 625	V V V	VILmin on inputs for direct output VIHmax on inputs for invert output
Output threshold voltage HIGH	V <sub>OHT</sub>	min.	-1020	-980	-920	mV	V <sub>ILT</sub> on inputs for invert output V <sub>IHT</sub> on inputs for direct output
Output threshold voltage LOW	V <sub>OLT</sub>	max.	-1,645	-1,630	-1,605	V	V <sub>ILT</sub> on inputs for direct output V <sub>IHT</sub> on inputs for invert output
Input current		10 max.		355	-	μA	Very for in-
HIGH	I <sub>III</sub> oth	er uts	_	265	-	μA	V <sub>IHmax</sub> for in- put under test
Input current LOW	IIL	min.	_	10	_	μA	V <sub>ILmin</sub> for in- put under test
Supply current	$I_{\rm EE}$	typ. max.	-	20 26	-	m A m A	V <sub>ILmin</sub> for   all inputs
	$\frac{dV_{\rm OL}}{dV_{\rm EE}}$	typ.	-	0,25	-		

## **GX** family standard temperature range

**CHARACTERISTICS** (a.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V;  $T_{amb}$  = 25  $^{o}C$ 

	Symbol	min.	typ.	max.		Conditions
Rise propagation delay times: OR output NOR output	<sup>t</sup> pdrOR <sup>t</sup> pdrNOR	1, 4 1, 4	2, 3 2, 3	3,4 3,4	ns ns	
Fall propagation delay times: OR output NOR output	<sup>t</sup> pdfOR <sup>t</sup> pdfNOR	1,4 1,4	2, 3 2, 3	3,4 3,4	ns ns	See waveforms on page 6
Rise time	t <sub>r</sub>	1, 1	2,5	4,0	ns	
Fall time	$t_f$	1, 1	2,5	4,0	ns	)
Input capacitance (see note 1)	C <sub>I</sub> pin 10 other inputs	_	-	7 5	pF pF	reflection measurement

Switching times test circuit



### Notes

- 1. Input resistance is positive at any frequency.
- 2. In order to enable the output, at least one input of the other gates dotted to gate under test shall be HIGH.
- 3. Input and output cables the oscilloscope are 50  $\Omega$  coaxial cables with equal length.
- 4. The unmatched wire stub between coaxial cable and pins under test must be less than 6 mm long for proper tests.
- 5. Input impedance of the oscilloscope is 50  $\Omega$ .




# **GX** family

standard temperature range

### **CHARACTERISTICS** (continued)

Switching times waveforms





standard temperature range


D-latch

The GX family of CML silicon monolithic integrated circuits is designed for high speed central processors and digital communication systems.


With 2,0 ns typical propagation delay and only 25 mW power dissipation per gate, this family offers an excellent speed-power product and so is recommended for high speed large system design.

The GXB10130 is a clocked dual D-type latch. Each element can be clocked separately by holding the common clock in the LOW state and using the clock enable inputs for the clocking function. The outputs are latched when the level of the clock is high.

The GX family corresponds to the ECL10000series.



## **DUAL D-LATCH**




$$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$$
  
 $V_{EE} = -5, 2 \text{ V}$ 

QUICK REFERENCE DATA						
Supply voltage	$v_{\rm EE}$	-5,	, 2 ± 10%	V		
Operating ambient temperature range	$T_{amb}$	0	to +75	$^{\mathrm{o}}\mathrm{C}$		
Average propagation delay	t <sub>pd</sub>	typ.	2,0	ns		
Output voltage HIGH state LOW state	${ m v_{OH}} { m v_{OL}}$	nom.	-880 -1720	mV mV		
Power consumption per package	$P_{av}$	typ.	110	mW		


PACKAGE OUTLINE 16 lead ceramic dual in-line (See General Section)

standard temperature range

### CIRCUIT DIAGRAM (one latch)



### **FUNCTION TABLES**



### Synchronous operation

	Bynem onous operation						
D <sub>n</sub>	ī	$\overline{c}_{E}$	Q <sub>n+1</sub> *)				
L	L	L	L				
L	L	H	Q <sub>n</sub>				
L	H	L	Q <sub>n</sub>				
L	H	H	Q <sub>n</sub>				
H	L	L	H				
H	L	H	Q <sub>n</sub>				
H	H	L	Q <sub>n</sub>				
H	H	H	Q <sub>n</sub>				

\*) R + S = LOW

# Asynchronous operation $(\overline{C} \text{ or } \overline{C}_E = HIGH)$

R	S	$Q_1$
L	L	Q
L	Н	Н
Н	L	L
Н	Н	**)

\*\*) not allowed

HIGH state = 1 LOW state = 0

standard temperature range

## **GXB10130**

D-latch

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)


Supply voltage (d.c.)	$V_{\rm EE}$	max8,0	V
Input voltage	$v_{I}$	0 to $V_{\mbox{\footnotesize EE}}$	
Output current	$I_{O}$	max. 50	mΑ
Storage temperature	$T_{ m stg}$	-55 to +125	$^{\mathrm{o}}\mathrm{C}$
Junction temperature	T <sub>i</sub>	max. 125	$^{\mathrm{o}}\mathrm{C}$

**CHARACTERISTICS** (d.c.) at 
$$V_{CC}$$
 = ground;  $V_{EE}$  = -5, 2 V

Each GX circuit has been designed to meet the d.c. specifications shown in the test table below, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow > 2,5 m/s is maintained. Outputs are terminated via a 50  $\Omega$  resistor to -2,0 V. Test values for applied conditions are given in the table and defined in the figure.

### Test table

T <sub>amb</sub>	0	25	75	°C
V <sub>IHmax</sub>	<b>-</b> 0, 840	<b>-</b> 0, 810	-0,720	V
$v_{IHT}$	-1, 145	<b>-</b> 1, 105	-1,045	V
VILT	<b>-1,4</b> 90	<b>-1,475</b>	-1, 450	V
$v_{ILmin}$	<b>-</b> 1, 870	-1, 850	<b>-</b> 1, 830	V





## **GXB10130**

D-latch

# **GX** family

standard temperature range

CHARACTERISTICS (continued) (d.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2  $V_{CC}$ 

			T				
	Symbol		0 T <sub>a</sub>	mb ( <sup>o</sup> C) 25	75		Conditions
Output voltage HIGH	v <sub>OH</sub>	min. typ. max.	-1000 - -840	-960 -880 -810	-900 - -720	mV mV mV	S at V <sub>IHmax</sub> R at V <sub>ILmin</sub> or D at V <sub>IHmax</sub> C, C <sub>E</sub> at V <sub>ILmin</sub>
Output voltage LOW	$v_{ m OL}$	min. typ. max.	-1,870 - -1,665	-1 720	_	V	$ \left\{ \begin{array}{l} R \ \text{at} \ V_{IHmax} \\ S \ \text{at} \ V_{ILmin} \\ \text{or} \\ \hline \underline{D} \ \text{at} \ V_{ILmin} \\ \overline{C}, \ \overline{C_E} \ \text{at} \ V_{ILmin} \end{array} \right. $
Output threshold voltage HIGH	V <sub>OHT</sub>	min.	-1020	<b>-</b> 980	<b>-</b> 920	mV	$\begin{cases} D & \text{at } V_{ILmin} \\ \overline{C}, \ \overline{C}_E & \text{at } V_{ILmin} \\ S & \text{at } V_{IHT} & \text{or} \\ D & \text{at } V_{IHT} \\ \overline{C}, \ \overline{C}_E & \text{at } V_{ILT} \end{cases}$
Output threshold voltage LOW	$v_{OLT}$	max.	-1,645	-1,630	<b>-1,</b> 605	V	$\left\{ \begin{aligned} &\text{R at } V_{IHT} \text{ or} \\ &\frac{\text{D at } V_{ILT}}{\text{C, } C_{E}} \text{ at } V_{ILT} \end{aligned} \right.$
Input current HIGH	I <sub>IH</sub> pin input		-		-		
Input current LOW	IIL	min.	-	10	-	μΑ	VILmin for in- put under test
Supply current	$I_{EE}$	typ. max.	-	22 30		mA mA	\ \ V_ILmin for all inputs
	$\frac{dV_{\rm OL}}{dV_{\rm EE}}$	typ.	-	0, 25	-		




standard temperature range

D-latch

**CHARACTERISTICS** (a.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V;  $T_{amb}$  = 25  $^{0}C$ 


	Symbol	min.	typ.	max.		Conditions
Rise propagation delay time						
s Q	t <sub>pdr</sub>	1,0	2,0	3,5	ns	)
R Q	tpdr	1,0	2,0	3,5	ns	
R Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q	tpdr	1,5	3,0	4,5	ns	
C Q	tpdr	1,5	3,0	4,5	ns	
D Q	tpdr	1,0	2,0	3,5	ns	
D Q	tpdr	1,0	2,0	3,5	ns	
Fall propagation						
delay t <u>i</u> me						See waveforms on
S Q	<sup>t</sup> pdf	1,0	2,0	3,5	ns	page 6
R Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q	t <sub>pdf</sub>	1,0	2,0	3,5	ns	
<u>C</u> <u>Q</u>	t <sub>pdf</sub>	1,5	3,0	4,5	ns	j
CQ	tpdf	1,5	3,0	4,5	ns	]
D Q	tpdf.	1,0	2,0	3,5	ns	
D Q	t <sub>pdf</sub>	1,0	2,0	3,5	ns	
Rise time	t <sub>r</sub>	1, 1	2, 1	3,5	ns	
Fall time	t <sub>f</sub>	1, 1	2, 1	3,5	ns	)
Input capacitance	CI:					( ,, ,,
(see note 1)	pin 9	-	-	7	pF	reflection
	other inputs	-	-	5	pF	measurement

Switching times test circuit



### Notes

- I. Input resistance is positive at any frequency.
- 2. Input and output cables to the oscilloscope are  $50~\Omega$  coaxial cables with equal length.
- 3. Input impedance of the oscilloscope is 50  $\Omega$ .
- 4. The unmatched wire stub between coaxial cable and pins under test must be less than 6 mm long for proper tests.



Conditions for input signals:  $t_{\rm F} = t_{\rm F} = 2.0$  ns (20% to 80%);  $V_{\rm HH} = \pm 1, 1$  V;  $V_{\rm IL} = \pm 0, 3$  V

standard temperature range

flip-flop


The GX family of CML silicon monolithic integrated circuits is designed for high speed central processors and digital communication systems.


With 2.0 ns typical propagation delay and only 25 mW power dissipation per gate, this family offers an excellent speed-power product and so is recommended for high speed large system design.

The GXB10131 is a dual master-slave D-type flip-flop. Each flip-flop can be clocked separately by holding the common clock in the LOW state and using the clock enable inputs for the clocking function. The output states of the flip-flops change when the level of the clock is high.

The GX family corresponds to the ECL 10000series.

## **DUAL D-TYPE MASTER-SLAVE FLIP-FLOP**





$$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$$
  
 $V_{EE} = -5, 2 \text{ V}$ 


QUICK REFERENCE DATA							
Supply voltage	$v_{\rm EE}$	-5	5, 2 ± 10%	V			
Operating ambient temperature range	$T_{amb}$	(	0 to +75	$^{\mathrm{o}}\mathrm{C}$			
Clock frequency	f	typ.	160	MHz			
Output voltage HIGH state LOW state	$v_{ m OL}$	nom.	-880 -1720	mV mV			
Power consumption per package	$P_{av}$	typ.	230	mW			

PACKAGE OUTLINE 16 lead ceramic dual in-line (See General Section)

flip-flop

**GX** family


standard temperature range



CIRCUIT DIAGRAM

standard temperature range

### **FUNCTION TABLES**



Synchronous operation 1)

D <sub>n</sub>	С	$\overline{C_E}$	$Q_{n+1}^{2}$
L	L	L	
L	L	Н	Qn
L L L L	Н	L	L.
L	Н	Н	Q <sub>n</sub> Q <sub>n</sub> L Q <sub>n</sub>
Н	L L	L	Qn
Н	L	Н	Q <sub>n</sub> Q <sub>n</sub>
Н	Н	L	Н
Н	Н	Н	Qn

Asynchronous operation

R	S	$Q_{n+1}$
L L	L H	Q <sub>n</sub> H
H	L	L 3)
Н	Н	3)

Positive logic:

HIGH state = 1LOW state = 0

### Notes

- 1. Conditions for C and  $\overline{C_E}$  may be interchanged. In this table  $\overline{C_E}$  is static, while for C a H represents a transition from L to H between  $t_n$  and  $t_{n+1}$ .
- 2. R + S = LOW
- 3. Not allowed.

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)


Supply voltage (d.c.)	$v_{\rm EE}$	max. $-8,0$	V
Input voltage	$v_{I}$	0 to $v_{\rm EE}$	
Output current	$I_{O}$	max. 50	mA
Storage temperature	$T_{stg}$	<b>-</b> 55 to +125	$^{\rm o}{ m C}$
Junction temperature	$T_{j}$	max. 125	$^{\mathrm{o}}\mathrm{C}$

**CHARACTERISTICS** (d.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V

Each GX circuit has been designed to meet the d.c. specifications shown in the test table below, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow > 2,5 m/s is maintained. Outputs are terminated via a 50  $\Omega$  resistor to -2,0 V. Test values for applied conditions are given in the table and defined in the figure.

### Test table

		•		
Tamb	0	25	75	<sup>o</sup> C
V <sub>IHmax</sub>	-0,840	<b>-0,</b> 810	<b>-</b> 0,720	V
$v_{IHT}$	-1,145	-1,105	-1,045	V
$v_{ILT}$	-1,490	-1,475	-1,450	V
$v_{ILmin}$	<b>-1,</b> 870	<b>-</b> 1,850	<b>-</b> 1,830	V



## **GXB10131**

flip-flop

# **GX** family

standard temperature range

CHARACTERISTICS (continued) (d.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V

	Symbol		0	T <sub>amb</sub> (°	<sup>0</sup> C) 75		Conditions
Output voltage HIGH	V <sub>ОН</sub>	min. typ. max.	-1000 - -840	-960 -880 -810	-900 - -720	mV	S at V <sub>IH</sub> max R at V <sub>IL</sub> min or D at V <sub>I</sub> Hmax C <sub>E</sub> at V <sub>IL</sub> min C at V <sub>IL</sub> → V <sub>IH</sub>
Output voltage LOW	$v_{OL}$	typ.	_	-1, 850 -1, 720 -1, 650	-	V V V	S at V <sub>ILmin</sub> R at V <sub>ILmin</sub> D at V <sub>ILmin</sub> C <sub>E</sub> at V <sub>ILmin</sub> C at V <sub>IL</sub> V <sub>IH</sub>
Output threshold voltage HIGH	V <sub>OH</sub> T	min.	-1020	<b>-</b> 980	<b>-</b> 920	mV	S at V <sub>IHT</sub> R at V <sub>ILT</sub> or D at V <sub>IHT</sub> CE at V <sub>ILT</sub> C at V <sub>ILT</sub> V <sub>IHT</sub>
Output threshold voltage LOW	VOLT	max.	-1,645	-1,630	-1,605	V	S at V <sub>ILT</sub> R at V <sub>IHT</sub> or D at V <sub>ILT</sub> C <sub>E</sub> at V <sub>ILT</sub> C at V <sub>ILT</sub> V <sub>IHT</sub>
Input current	pin 9	max.	-	355	-	μA	V <sub>IHmax</sub> for input
HIGH	I <sub>IH</sub> other inputs	max.	_	265	-	μΑ	under test
Input current LOW	$I_{\mathrm{IL}}$	min.	_	10	-	μА	V <sub>ILmin</sub> for input under test
Supply current	$I_{\rm EE}$	typ. max.	_ _	45 56	- -	mA mA	V <sub>ILmin</sub> for all inputs
	$\frac{dV_{OL}}{dV_{EE}}$	typ.	-	0, 25	-		•




standard temperature range

## **GXB10131**


flip-flop

CHARACTERISTICS (a.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V;  $T_{amb}$  = 25  $^{o}C$ 

	Symbol	min.	typ.	max.		Conditions
Rise propagation delay time S → Q R → Q C → Q C → Q	<sup>t</sup> pdr <sup>t</sup> pdr <sup>t</sup> pdr <sup>t</sup> pdr	1,2	2, 8 2, 8 3, 0 3, 0	4,3 4,5	ns ns ns	
Fall propagation delay time S → Q R → Q C → Q C → Q	<sup>t</sup> pdf <sup>t</sup> pdf <sup>t</sup> pdf <sup>t</sup> pdf	1,2 1,2 1,5 1,5	2,8 3,0	4,3 4,5	ns ns ns	See waveforms on page 6
Rise time	t <sub>r</sub>	1, 1	2,0	4,5	ns	
Fall time	t <sub>f</sub>	1, 1	2,0	4,5	ns	
Set -up time	t <sub>su</sub>	-	1,5	2,5	ns	
Hold time	<sup>t</sup> hold	-	-0,5	1,5	ns	J
Clock frequency	f	125	160	-	MHz	
Input capacitance	C <sub>I</sub> (pin 7;10)	-	-	7	pF	reflection
(see note)	C <sub>I</sub> (pin 9;4; 5;12;13)	_	-	8	pF	measurement









flip-flop

Switching times test circuits



Measurement of propagation delay



Measurement of clock frequency

### Notes

- 1. Input signal:  $t_r$  =  $t_f$  = 2,0 ns (20% to 80%);  $V_{IH}$  = +1,1 V;  $V_{IL}$  = +0,3 V.
- 2. Input and output cables to the oscilloscope are 50  $\Omega$  coaxial cables with equal length.
- 3. Input impedance of the oscilloscope is 50  $\Omega$ .
- 4. The unmatched wire stub between coaxial cable and pins under test must be less than 6 mm long for proper tests.



standard temperature range

### **GXB10160**

parity checker/generator

The GX family of CML silicon monolithic integrated circuits is designed for high speed central processors and digital communication systems.


With 2,0 ns typical propagation delay and only 25 mW power dissipation per gate, this family offers an excellent speed-power product and so is recommended for high speed large system design.


The GXB10160 is a 12-bit parity checker or generator. The output goes HIGH when an odd number of inputs are HIGH.

If parity detection or generation is required for less than 12 bits, the unused inputs can be left open (50  $k\Omega$  input pull-down resistors).

The GX family corresponds to the ECL10000series.

### 12-BIT PARITY CHECKER/GENERATOR






QUICK REFERENCE DATA												
Supply voltage	$v_{\mathrm{EE}}$	-	5, 2 ± 10%	V								
Operating ambient temperature range	$T_{amb}$		0 to +75	$^{\mathrm{o}}\mathrm{C}$								
Average propagation delay	<sup>t</sup> pd	typ.	4,5	ns								
Output voltage HIGH state LOW state	${\color{red}v_{OH}^{V}}_{\color{blue}V_{OL}}$	nom.	-880 -1720	mV mV								
Power consumption per package	$P_{av}$	typ.	310	mW								

PACKAGE OUTLINE 16 lead ceramic dual in-line (See General Section)

standard temperature range

#### LOGIC DIAGRAM



#### LOGIC FUNCTION

 $\mathsf{Q} = \mathsf{A}_0 \oplus \mathsf{A}_1 \oplus \mathsf{A}_2 \oplus \mathsf{A}_3 \oplus \mathsf{A}_4 \oplus \mathsf{A}_5 \oplus \mathsf{A}_6 \oplus \mathsf{A}_7 \oplus \mathsf{A}_8 \oplus \mathsf{A}_9 \oplus \mathsf{A}_{10} \oplus \mathsf{A}_{11}$ 

#### **FUNCTION TABLE**

summ of inputs at HIGH state	Q
odd	H
even	L

positive logic:

HIGH state = 1 LOW state = 0

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Supply voltage (d.c.)	$v_{\rm EE}$	max.	-8,0	V
Input voltage	$v_{I}$	0 t	o V <sub>EE</sub>	
Output current	$I_{O}$	max.	50	m A
Storage temperature	$T_{ m stg}$	<del>-</del> 55 t	o +125	$^{\mathrm{o}}\mathrm{C}$
Junction temperature	T,	max.	125	$^{ m o}{ m C}$

standard temperature range

### **GXB10160**


parity checker/generator

### **CHARACTERISTICS** (d.c.) at $V_{CC}$ = ground; $V_{EE}$ = -5, 2 V

Each GX circuit has been designed to meet the d.c. specifications shown in the test table below, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow > 2,5 m/s is maintained. Outputs are terminated via a 50  $\Omega$  resistor to -2,0 V. Test values for applied conditions are given in the table and defined in the figure.

Test table

T <sub>amb</sub>	0	25	75	°С
V <sub>IHmax</sub>	-0,840	-0,810	-0,720	V
V <sub>IHT</sub>	-1,145	-1,105	-1,045	V
V <sub>ILT</sub>	-1,490	-1, 475	-1, 450	V
VILmin	-1,870	-1,850	-1,830	V




	Symbo	l	0	T <sub>amb</sub> (	PC) 75		Conditions
Output voltage HIGH	v <sub>OH</sub>	min. typ. max.	-1000 - -840	-880	-	mV mV mV	odd number of inputs at V <sub>IHmax</sub> ;other in- puts at V <sub>ILmin</sub>
Output voltage LOW	V <sub>OL</sub>	min. typ. max.	-1, 870 - -1, 665	<b>-1,</b> 720	,	V V V	even number of inputs at V <sub>II</sub> {max;other in- puts at V <sub>I</sub> Lmin
Output threshold voltage HIGH	V <sub>OHT</sub>	min.	-1020	-980	<b>-</b> 920	mV	Jone input at V <sub>IHT</sub> ;other linputs at V <sub>ILmin</sub>
Output threshold voltage LOW	V <sub>OLT</sub>	max.	-1,645	<b>-1,</b> 630	-1,605	V	Jone input at $ m V_{ILT}$ other linputs at $ m V_{ILm}$ in
Input current HIGH	IIII	max.	-	265	-	μA	V <sub>IHmax</sub> for input  under test
Input current LOW	IIL	min.	-	10	-	μA	V <sub>ILmin</sub> for input lunder test
Supply current	IEE	typ. max.	- -	62 70	-	mA mA	all inputs at  V <sub>II.</sub> min
	$\frac{dV_{OL}}{dV_{EE}}$	typ.	-	0, 25	-		



standard temperature range

**CHARACTERISTICS** (a.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V;  $T_{amb}$  = 25  $^{o}C$ 

	Symbol	min.	typ.	max.		Conditions
Rise propagation delay time	<sup>t</sup> pdr	2,0	4, 5	7,5	ns	
Fall propagation delay time	<sup>t</sup> pdf	2,0	4, 5	7,5	ns	See waveforms on page 5
Rise time	$t_{\mathbf{r}}$	1, 1	2,0	3,3	ns	
Fall time	<sup>t</sup> f	1,1	2,0	3,3	ns	
Input capacitance (see note 1)	$c_{\mathrm{I}}$	_	_	5	· pF	{ reflection measurement





Notes

- 1. Input resistance is positive at any frequency.
- 2. Input and output cables to the oscilloscope are 50  $\Omega$  coaxial cables with equal length.
- The unmatched wire stub between coaxial cable and pins under test must be less than 6 mm long for proper tests.
- 4. Input impedance of the oscilloscope is 50  $\Omega$ .




standard temperature range


### **GXB10160**

parity checker/generator

#### CHARACTERISTICS (continued)

Switching times test waveforms





 $<sup>^{2}</sup>$ ) Odd number of other inputs HIGH.





The GX family of CML silicon monolithic integrated circuits is designed for high speed central processors and digital communication systems.


With 2,0 ns typical propagation delay and only 25 mW power dissipation per gate, this family offers an excellent speed-power product and so is recommended for high speed large system design.


The GXB10161 is a three-bit decoder with two enable inputs.

The GX family corresponds to the ECL10000series.

#### THREE-BIT DECODER

#### one of eight lines LOW






QUICK REFERENCE DATA											
Supply voltage	$v_{\rm EE}$	<b>-</b> 5	, 2 ± 10%	V							
Operating ambient temperature range	$T_{amb}$	C	) to +75	$^{\mathrm{o}}\mathrm{C}$							
Average propagation delay	<sup>t</sup> pd	typ.	4, 0	ns							
Output voltage HIGH state LOW state	${ m v}_{ m OH}$	nom.	-880 -1720	mV mV							
Power consumption per package	$P_{av}$	typ.	490	m W							

PACKAGE OUTLINE 16 lead ceramic dual in-line (See General Section)

=

standard temperature range

#### LOGIC DIAGRAM



#### PIN NAMES

 $\begin{array}{l} A_0 \text{ to } A_2 \text{ : binary inputs} \\ Q_0 \text{ to } Q_7 \text{ : decoded outputs} \\ \overline{E}_1; \ \overline{E}_2 \quad \text{: enable inputs} \end{array}$ 



### **GXB10161**

# GX family

standard temperature range

decoder

#### **FUNCTION TABLE**

enable inputs		binary inputs		decimal outputs								
Ē <sub>1</sub>	$\overline{\mathrm{E}}_2$	A <sub>0</sub>	$^{A}_{1}$	$A_2$	$Q_0$	$Q_1$	$Q_2$	$Q_3$	Q <sub>4</sub>	$Q_5$	Q <sub>6</sub>	$Q_7$
Н	Н	X	X	X	Н	Н	Н	Н	Н	Н	Н	Н
L	Н	X	X	X	Н	Н	Н	Н	Н	Н	Н	Н
Н	L	X	X	X	Н	Н	Н	Н	Н	Н	Н	Н
L	L	L	L	L	L	Н	Н	Н	Н	Н	Н	Н
L	L	Н	L	L	Н	L	Н	Н	Н	Н	Н	Н
L	L	L	Н	L	Н	Н	L	Н	Н	Н	Н	Н
L	L	Н	Н	L	Н	Н	Н	L	H	Н	Н	Н
L	L	L	L	Н	Н	Н	Н	Н	L	Н	H	Н
L	L	Н	L	Н	Н	H	Н	Н	Н	L	Н	Н
L	L	L	Н	Н	Н	Н	Н	Н	Н	Н	L	Н
L	L	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	L

positive logic:

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

HIGH state = 1

X = state is immaterial

LOW state = 0

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Supply voltage (d.c.)	$v_{\rm EE}$	max8,0	V
Input voltage	$v_{I}$	0 to ${ m V_{EE}}$	
Output current	$^{\mathrm{I}}\mathrm{O}$	max. 50	mA
Storage temperature	$T_{stg}$	-55 to +125	$^{\rm o}{ m C}$
Junction temperature	Тj	max. 125	$^{\mathrm{o}}\mathrm{C}$




standard temperature range

**CHARACTERISTICS** (d. c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V

Each GX circuit has been designed to meet the d.c. specifications shown in the test table below, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow > 2,5 m/s is maintained. Outputs are terminated via a 50  $\Omega$  resistor to -2,0 V. Test values for applied conditions are given in the table and defined in the figure.

Test table

T <sub>amb</sub>	()	25	75	°С
V <sub>IHmax</sub>	-0, 840	-0,810	<b>-</b> 0, 720	V
V <sub>IHT</sub>	-1,145	-1, 105	-1,045	V
V <sub>ILT</sub>	-1, 490	-1, 475	-1, 450	V
V <sub>ILmin</sub>	<b>-1,</b> 870	-1,850	<b>-</b> 1,830	V




	Symbol		0	T <sub>amb</sub> (	<sup>9</sup> C) 75		Conditions
Output voltage HIGH	v <sub>OH</sub>	min. typ. max.	-1000 - -840	-960 -880	-900	mV mV mV	one E input at VIHmax; other E input at VILmin
Output voltage LOW	V <sub>OL</sub>	min. typ. max.	_	-1, 850 -1, 720 -1, 650	_	V V V	all inputs at V <sub>ILmin</sub> for Q <sub>0</sub>
Output threshold voltage HIGH	V <sub>OHT</sub>	min.	-1020	-980	-920	mV	one $\overline{E}$ input at $V_{IHT}$ : other $\overline{E}$ inputs at $V_{ILmin}$
Output threshold voltage LOW	$v_{\rm OLT}$	max.	-1,645	<b>-</b> 1,630	<b>-</b> 1,605	V	one A input at V <sub>IHT</sub> or V <sub>ILT</sub> ; other A inp. at V <sub>ILmin</sub> or V <sub>IHmax</sub> 1
Input current HIGH	$r_{ m IH}$	max.	-	265	-	μΑ	V <sub>IHmax</sub> for input under test
Input current LOW	IIL	min.	-	10	. <del>-</del>	μA	V <sub>ILmin</sub> for input   under test
Supply current	I <sub>EE</sub>	typ. max.	-	95 125	-	m A m A	\all inputs \square\at V_ILmin
	$\frac{dV_{OL}}{dV_{EE}}$	typ.	-	0, 25	-		

<sup>1)</sup> See also function table on page 3.

**CHARACTERISTICS** (a.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V;  $T_{amb}$  = 25  $^{o}C$ 

	Symbol	min.	typ.	max.		Conditions
Rise propagation delay time	<sup>t</sup> pdr	1,5	4, 0	6,0	ns	)
Fall propagation delay time	<sup>t</sup> pdf	1,5	4, 0	6,0	ns	See waveforms   On page 6
Rise time	tr	1, 1	2,0	3,3	ns	
Fall time	t <sub>f</sub>	1, 1	2,0	3, 3	ns	)
Input capacitance (see note 1)	CI	-	-	5	pF	reflection measurement

Switching times test circuit



#### Notes

- 1. Input resistance is positive at any frequency.
- 2. Other A inputs are at +1, 1 V or ground depending on output under test.
- 3. Input and output cables to the oscilloscope are 50  $\Omega$  coaxial cables with equal length.
- 4. The unmatched wire stub between coaxial cable and pins under test must be less than 6 mm long for proper tests.
- 5. Input impedance of the oscilloscope is 50  $\Omega$ .




### **GX** family

standard temperature range

#### CHARACTERISTICS (continued)

Switching times waveforms



Output waveform (a) or (b) depending on particular input and output under test.



The GX family of CML silicon monolithic integrated circuits is designed for high speed central processors and digital communication systems.


With 2,0 ns typical propagation delay and only 25 mW power dissipation per gate, this family offers an excellent speed-power product and so is recommended for high speed large system design.


The GXB10162 is a three-bit decoder with two enable inputs.

The GX family corresponds to the ECL10 000 series.

### THREE-BIT DECODER

#### one of eight lines HIGH





$$V_{CC1} = V_{CC2} = 0 \text{ V (ground)}$$
  
 $V_{EE} = -5, 2 \text{ V}$ 

QUICK REFERENCE DATA											
Supply voltage	$v_{\mathrm{EE}}$	5	5, 2 ± 10%	V							
Operating ambient temperature range	$T_{amb}$		0 to +75	$^{\mathrm{o}}\mathrm{C}$							
Average propagation delay	<sup>t</sup> pd	typ.	4, 0	ns							
Output voltage HIGH state LOW state	$v_{ m OH} \ v_{ m OL}$	nom.	-880 -1720	mV mV							
Power consumption per package	$P_{av}$	typ.	490	mW							


PACKAGE OUTLINE 16 lead ceramic dual in -line (See General Section)



### **GX** family

standard temperature range

#### LOGIC DIAGRAM



#### PIN NAMES

 $\begin{array}{ll} A_0 \text{ to } A_2 & \text{: binary inputs} \\ \underline{Q}_0 \text{ to } \underline{Q}_7 & \text{: decoded outputs} \\ \underline{E}_1 \text{: } \underline{E}_2 & \text{: enable inputs} \\ \end{array}$ 



standard temperature range

### GXB10162

decoder

#### FUNCTION TABLE

enable inputs		binary inputs			decimal outputs							
$\overline{E}_1$	$\overline{\mathrm{E}}_2$	Α <sub>0</sub>	$A_1$	A <sub>3</sub>	$Q_0$	$Q_1$	$Q_2$	$Q_3$	$Q_4$	$Q_5$	$Q_6$	$Q_7$
Н	Н	X	X	X	L	L	L	L	L	I.	I.	L.
L.	H	X	X	X	L	L	L	L	L	L	I.	L
Н	L	X	Χ.	X	L	L	L	L	L	L.	L	L
Ι.	L	L	L	L	H	L	L	L	L	L	L	L
L	L	Н	L	L.	L	Н	L	L	L	L	L	L
L	L	L	Н	L	L	L	Н	L	L.	L	L	L
L	L	Н	H	L	L	L	L	11	I.	L	L	L
L	L	L	L	Н	L	L	L	L	Н	L	L	L
L	L	Н	L	Н	L	L	L	L.	L	Н	L	L
L	L	L	H	Н	L	L	L.	L	L	L	H	L
L	L	Н	Н	Н	L	L	L	L	L	1	L	11

positive logic:

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

HIGH state = 1 X = state is immaterial

LOW state = 0

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134)

Supply voltage (d.c.)	$V_{\mathbf{FF}}$	$\max_{-8,0}$	V
Input voltage	${ m v}_{ m I}$	$0$ to $ m V_{EE}$	
Output current	I()	max. 50	mA
Storage temperature	${\sf T}_{ m stg}$	-55 to ±125	$_{0}C$
Junction temperature	Ti	max. 125	$^{\rm O}C$




standard temperature range

### **CHARACTERISTICS** (d.c.) at $V_{CC}$ = ground; $V_{EE}$ = -5, 2 V

Each GX circuit has been designed to meet the d.c. specifications shown in the test table below, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow > 2,5 m/s is maintained. Outputs are terminated via a 50  $\Omega$  resistor to -2,0 V. Test values for applied conditions are given in the table and defined in the figure.

Test table

Tamb	0	25	75	°С
V <sub>IHmax</sub>	-0, 840	-0, 810	-0, 720	V
V <sub>IHT</sub>	-1,145	-1, 105	-1,045	V
VILT	-1,490	-1,475	-1,450	V
V <sub>ILmin</sub>	-1,870	-1,850	<b>-</b> 1,830	V



			T <sub>amb</sub> (°C)				
	Symbo	1	0	25	75		Conditions
Output voltage HIGH	$v_{OH}$	min. typ. max.	-1000 - -840	-960 -880 -810	-900 - -720	mV	all inputs at V <sub>ILmin</sub> for Q <sub>0</sub>
Output voltage LOW	$v_{OL}$	min. typ. max.	-1,870 - -1,665	-1,720	-1,830 - -1,625	V V V	one $\overline{E}$ input at $V_{IHmax}$ ; other $\overline{E}$ in-put at $V_{ILmin}$
Output threshold voltage HIGH	V <sub>OHT</sub>	min.	-1020	<b>-</b> 980	-920	mV	one A input at V <sub>IHT</sub> or V <sub>ILT</sub> ; other A inp.
Output threshold voltage LOW		max.	-1,645	-1,630	<b>-</b> 1,605	V	one Ē input at V <sub>IHT</sub> ; other Ē input at V <sub>ILmin</sub>
Input current HIGH	I <sub>IH</sub>	max.	_	265	_	μA	V <sub>IHmax</sub> for input under test
Input current LOW	IIL	min.	_	10	-	μΑ	V <sub>ILmin</sub> for input under test
Supplycurrent	$I_{\mathrm{EE}}$	typ. max.	-	95 125	<u>-</u> -	mA m <b>A</b>	l All inputs ∫ at V <sub>I</sub> Lmin
	$\frac{\text{dV}_{\text{OL}}}{\text{dV}_{\text{EE}}}$	typ.	-	0, 25	-		

<sup>1)</sup> See also function table on page 3.




standard temperature range

decoder

CHARACTERISTICS (a.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V;  $T_{amb}$  = 25  $^{o}C$ 

	Symbol	min.	typ.	max.		Conditions
Rise propagation delay time	<sup>t</sup> pdr	1,5	4, 0	6,0	ns	)
Fall propagation delay time	<sup>t</sup> pd <b>f</b>	1,5	4, 0	6,0	ns	See waveforms on page 6
Rise time	tr	1, 1	2,0	3,3	ns	1 -8-
Fall time	t <sub>f</sub>	1, 1	2,0	3,3	ns	J
Input capacitance (see note 1)	CI	1	-	5	pF	{ reflection measurement




#### Notes

- 1. Input resistance is positive at any frequency.
- 2. Other A inputs are at +1, 1 V or ground depending on output under test.
- 3. Input and output cables to the oscilloscope are  $50\ \Omega$  coaxial cables with equal length.
- 4. The unmatched wire stub between coaxial cable and pins under test must be less than 6 mm long for proper tests.
- 5. Input impedance of the oscilloscope is 50  $\Omega$ .

standard temperature range

#### CHARACTERISTICS (continued)

Switching times waveforms



Output waveform (a) or (b) depending on particular input and output under test.

standard temperature range

multiplexer

1

The GX family of CML silicon monolithic integrated circuits is designed for high speed central processors and digital communication systems.


With  $2.0~\mathrm{ns}$  typical propagation delay and only  $25~\mathrm{mW}$  power dissipation per gate, this family offers an excellent speed-power product and so is recommended for high speed large system design.


The GXB10164 performs 8-input multiplexing with enable input.

The output goes LOW when not enabled, thus permitting expansion of multiplexers by wired-ORing.

The GX family corresponds to the ECL 10000series.

### EIGHT INPUT MULTIPLEXER






QUICK REFERENCE DATA										
Supply voltage	$v_{\rm EE}$	-5	, 2 ± 10%	V						
Operating ambient temperature range	$T_{amb}$	0	to +75	<sup>o</sup> C						
Average propagation delay	<sup>t</sup> pd	typ.	3	ns						
Output voltage HIGH state LOW state	${ m v_{OH}} { m v_{OL}}$	nom.	-880 -1720	mV mV						
Power consumption per package	$P_{av}$	typ.	310	mW						

PACKAGE OUTLINE 16 lead ceramic dual in-line (See General Section)

November 1973

standard temperature range

#### LOGIC DIAGRAM



#### PIN NAMES

 $\begin{array}{lll} {\rm A}_0 \ {\rm to} \ {\rm A}_2 \ : {\rm address} \ {\rm inputs} \\ {\rm D}_0 \ {\rm to} \ {\rm D}_7 \ : {\rm data} \ {\rm inputs} \\ {\rm E} & : {\rm enable} \ {\rm input} \end{array}$ 

#### Note

Input pull-down resistors (50 k $\Omega$ ) allow the unused inputs to be left open.



### **GXB10164**

**GX** family standard temperature range

#### multiplexer

#### **FUNCTION TABLE**

inputs												output
A <sub>0</sub>	A 1	A <sub>2</sub>	Ē	$D_0$	$D_1$	D <sub>2</sub>	D <sub>3</sub>	$D_4$	$D_5$	D <sub>6</sub>	D7	Q
L	L	L	L	L	Х	X	X	X	X	X	X	L
L	L	L	L	Н	X	X	Χ	X	X	X	X	Н
Н	L	L	L	X	L	X	X	X	X	X	X	L
Н	L	L	L	X	H	X	X	X	X	X	X	Н
L	Н	L	L	Х	X	L	Χ	X	X	X	X	L
L	Н	L	L	X	X	Н	X	X	X	X	X	Н
Н	Η	L	L	X	X	X	L	X	X	X	X	L
Н	Н	L	L	Х	X	X	Н	X	X	X	X	Н
L	L	Н	L	X	X	X	Χ	L	X	X	X	L
L	L	Н	L	X	X	X	X	Н	X	X	X	Н
Н	L	Н	L	X	X	X	$\cdot X$	X	L	X	X	L
Н	L	Н	L	X	X	X	X	X	Н	X	Χ	Н
L	Н	Н	L	Х	X	X	X	Χ	X	L	X	L
L	Н	Н	L	Х	Χ	X	X	X	X	Н	X	Н
Н	Н	Н	L	X	X	X	X	X	X	X	L	L
Н	Н	Н	L	X	X	X	X	X	X	X	Н	Н
Х	X	Χ	Н	Х	X	X	X	X	X	X	X	L

H = HIGH state (the more positive voltage)

L = LOW state (the less positive voltage)

X = state is immaterial

 ${f RATINGS}$  Limiting values in accordance with the Absolute Maximum System (IEC134)

Supply voltage (d.c.)	$v_{\rm EE}$	max8,0	V
Input voltage	$v_{I}$	0 to ${ m V}_{ m EE}$	
Output current	$I_{O}$	max. 50	mA
Storage temperature	$T_{\mathbf{stg}}$	<b>-</b> 55 to +125	$^{\mathrm{o}}\mathrm{C}$
Junction temperature	Τi	max. 125	$^{\rm o}{ m C}$

### **GX** family


standard temperature range

**CHARACTERISTICS** (d.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V

Each GX circuit has been designed to meet the d.c. specifications shown in the test table below, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow > 2,5 m/s is maintained. Outputs are terminated via a 50  $\Omega$  resistor to -2,0 V. Test values for applied conditions are given in the table and defined in the figure.

Test table

T <sub>amb</sub>	0	25	75	°С
V <sub>IHmax</sub>	<b>-</b> 0,840	<b>-</b> 0, 810	<b>-</b> 0,720	V
$v_{IHT}$	-1, 145	<b>-</b> 1, 105	-1,045	V
$v_{ILT}$	-1, 490	<b>-1</b> , 475	-1, 450	V
V <sub>ILmin</sub>	<b>-</b> 1,870	<b>-1</b> , 850	<b>-1</b> , 830	V



				T <sub>amb</sub> (°C			
	Symbol		0	25	75		Conditions
Output voltage HIGH	v <sub>OH</sub>	min typ. max.	-1000 - -840	-960 -880 -810	-900 - -720	mV mV mV	$\left.\begin{array}{l} D_0 \text{ at } V_{IHmax} \\ \text{other inputs at} \\ V_{ILmin} \end{array}\right.$
Output voltage LOW	V <sub>OL</sub>	min. typ. max.	-1,870 - -1,665	-1, 850 -1, 720 -1, 650	-1,830 - -1,620	V V V	$\left. \begin{array}{l} E \ at \ V_{IHmax} \\ other \ inputs \ at \\ V_{ILmin} \end{array} \right.$
Output threshold voltage HIGH	V <sub>OHT</sub>	min.	-1020	<b>-</b> 980	<b>-</b> 920	mV	$ \begin{cases} D_0 \text{ at } V_{IHT} \\ \text{other inputs at} \\ V_{ILT} \end{cases} $
Output threshold voltage LOW	V <sub>OLT</sub>	max.	-1,645	<b>-</b> 1,630	<b>-1,</b> 605	V	E at V <sub>IHT</sub> other inputs at V <sub>ILT</sub>
Input current HIGH	I <sup>II-I</sup>	max.	· <u>-</u>	265	-	μA	$\left\{ \begin{array}{l} V_{IHmax} \text{ for in-} \\ \text{put under test} \end{array} \right.$
Input current LOW	IIL	min.	-	10		μΑ	$\left. egin{array}{ll} V_{1L\min} &  ext{for in-} \\  ext{put under test} \end{array} \right.$
Supply current	$I_{\rm EE}$	typ. max.	- -	60 75	-	mA mA	All inputs at V <sub>ILmin</sub>
	$\frac{\mathrm{dV_{OL}}}{\mathrm{dV_{EE}}}$	typ.	-	0, 25	-		

(OC)

standard temperature range

### **GXB10164**

multiplexer

**CHARACTERISTICS** (a.c.) at  $V_{CC}$  = ground;  $V_{EE}$  = -5, 2 V;  $T_{amb}$  = 25 °C

	Symbol	min.	typ.	max.		Conditions
Rise propagation delay time; (E	t <sub>pdr</sub>	1,0	2,0	2,9	ns	)
Fall propagation delay time; (E Q)	<sup>t</sup> pdf	1,0	2,0	2,9	ns	
Rise propagation delay time; (A — Q)	<sup>t</sup> pdr	2,0	4,0	6,0	ns	
Fall propagation delay time; (A	<sup>t</sup> pdf	2,0	4,0	6,0	ns	See waveforms on page 6
Rise propagation delay time; (D	t <sub>pdr</sub>	1,5	3,0	4,5	ns	
Fall propagation delay time (D → Q)	<sup>t</sup> pdf	1,5	3,0	4,5	ns	
Rise time	t <sub>r</sub>	1, 1	2,0	3,3	ns	
Fall time	tf	1, 1	2,0	3,3	ns	
Input capacitance (see note)	C <sub>I</sub>	-	_	5	pF	reflection measurement

Note: Input resistance is positive at any frequency




### **GX** family


standard temperature range

#### CHARACTERISTICS (continued)

Switching times test circuits and waveforms









From data lines to output

#### Note

For conditions see page 8.

#### CHARACTERISTICS (continued)





From address lines to output

#### Note


For conditions see page 8.




### **GX** family

standard temperature range

#### CHARACTERISTICS (continued)





From enable to output

#### Notes

- 1. Input signal:  $t_r = t_f = 2.0$  ns (20% to 80%);  $V_{IH} = +1.1$  V;  $V_{IL} = +0.3$  V.
- 2. Input and output cables to the oscilloscope are 50  $\Omega$  coaxial cables with equal length.
- 3. Input impedance of the oscilloscope is 50  $\Omega$ .
- 4. The unmatched wire stub between coaxial cable and pins under test must be less than 6 mm long for proper tests.
- 5.  $V_{CC} = +2,0 \text{ V}$ ;  $V_{EE} = -3,2 \text{ V}$ .

# MOS FD family


FDN166A  SERIAL MEMORY (in TO-100)  FDN196A  dual 256-bit dynamic SHIFT REGISTER (in T4 lead plastic DIL)  FDN216A  512-bit dynamic SHIFT REGISTER (in 14 lead plastic DIL)  FDN216B  512-bit dynamic SHIFT REGISTER (in 14 lead plastic DIL)  FDN216B  512-bit dynamic SHIFT REGISTER (in 14 lead plastic DIL)  FDN216B  512-bit dynamic SHIFT REGISTER (in 14 lead plastic DIL)  FDN216B  512-bit dynamic SHIFT REGISTER (in 14 lead plastic DIL)  FDN216B  512-bit dynamic SHIFT REGISTER (in 14 lead plastic DIL)  FDN216B  512-bit dynamic SHIFT REGISTER (in 14 lead plastic DIL)  FDN216B  512-bit dynamic SHIFT REGISTER (in 14 lead metal ceramic DIL)  FDN36A  (in T0-100)  FDR 116Z2  FDR 126Z  FDR 126Z  FDR 131Z  FDR 131Z  FDR 131Z  FDR 131Z  FEAD-ONLY memory, 512 word,  Schits per word  (with fixed bit pattern for conversion from ASCII to selectric line code and vica versa)  ASCII to selectric line code and vica versa)  FDR 131Z  CHARACTER GENERATOR  (in TO-100)  FDR 146(B)Z  FDR 146(B)Z  (In T4 lead metal ceramic DIL)  FDR 146(B)Z  FDR 146(B)Z  FDR 146(B)Z  CHARACTER GENERATOR  (in T0-100)  FDR 146(B)Z  FDR 146(B)Z  CHARACTER GENERATOR  (in T0-100)  FDR 146(B)Z  FDR 146(B)Z  FDR 146(B)Z  FDR 146(B)Z	FDN166A	512-bit recirculating dynamic	FDR 116Z	PEAD ONLY
FDN196A dual 256-bit dynamic SHIFT REGISTER (in TO-100)  FDN196B dual 256-bit dynamic SHIFT REGISTER (in 14 lead plastic DIL)  FDN216A 512-bit dynamic SHIFT REGISTER (in 14 lead plastic DIL)  FDN216B 512-bit dynamic SHIFT REGISTER (in 14 lead plastic DIL)  FDN216B 512-bit dynamic SHIFT REGISTER (in 14 lead plastic DIL)  FDN216B 512-bit dynamic SHIFT REGISTER (in 14 lead plastic DIL)  FDN216B 512-bit dynamic SHIFT REGISTER (in 14 lead plastic DIL)  FDN506 dual 32-bit static SHIFT REGISTER (in 14 lead metal ceramic DIL)  FDN506 dual 100-bit static SHIFT REGISTER (in TO-100)  FDN536A (in TO-100)  FDR 131Z READ-ONLY memory, 256 word, 10-bits per word (with fixed bit pattern for conversion from ASCII to selectric line code and vica versa)  FDR 131Z READ-ONLY memory, 512 word, 8-bits per word (with fixed bit pattern for conversion from ASCII to SECOLIC code and vica versa)  FDR 131Z1 CHARACTER GENERATOR (5 x 7 dot matrix; column scan system)  FDR 131Z2 CHARACTER GENERATOR (5 x 7 dot matrix; column scan system)  FDR 146(B)Z1 READ-ONLY memory, 512 word, 10-bits per word (with fixed bit pattern for conversion from ASCII to SECOLIC code and vica versa)  FDR 131Z2 CHARACTER GENERATOR (5 x 7 dot matrix; column scan system)  FDR 146(B)Z1 READ-ONLY memory, 512 word, 10-bits per word (with fixed bit pattern for conversion from ASCII to SECOLIC code and vica versa)  FDR 131Z2 CHARACTER GENERATOR (5 x 7 dot matrix; column scan system)  FDR 146(B)Z1 READ-ONLY memory, 512 word, 10-bits per word (with pattern to customer's specification)  FDR 150 ASCII to SECOLIC code and vica versa)  FDR 151Z2 CHARACTER GENERATOR (5 x 7 dot matrix; column scan system)			PDKIIOZ	
FDR 116Z1   READ-ONLY memory, 512 word,   S-bits per word   (in To -100)   FDR 116Z1   READ-ONLY memory, 512 word,   (with fixed bit pattern for alpha numerical	FDN196A			
FDN 168			FDR 1167.1	
(in 14 lead plastic DIL) (with fixed bit pattern for alpha numerical 512-bit dynamic SHIFT REGISTER (in TO-100) FDN216B 512-bit dynamic SHIFT REGISTER (in 14 lead plastic DIL) FDN216B 512-bit dynamic SHIFT REGISTER (in 14 lead plastic DIL) FDN506 (in 14 lead plastic DIL) FDN506 (in 14 lead metal ceramic DIL) FDN536A (in 16 lead metal ceramic DIL) FDN536A (in TO-100) FDN536A (in TO-100) FDN536A (in TO-100) FDR 131Z (in TO-100)	FDN196B	dual 256-bit dynamic SHIFT REGISTER	12111021	
FDN216A   512-bit dynamic SHIFT REGISTER (in TO-100)   FDR116Z2   CHARACTER GENERATOR   FDN216B   512-bit dynamic SHIFT REGISTER (in 14 lead plastic DIL)   FDR126Z   READ-ONLY memory, 256 word.   FDN506   dual 32-bit static SHIFT REGISTER (in 14 lead metal ceramic DIL)   FDR126Z   READ-ONLY memory, 256 word.   FDN536A   dual 100-bit static SHIFT REGISTER (in TO-100)   FDR126Z   READ-ONLY memory, 256 word.   FDR 131Z   READ-ONLY memory, 256 word.   I0-bits per word (with fixed bit pattern for conversion from ASCII to selectric line code and vica versa)   FDR 131Z   READ-ONLY memory, 512 word.   FDR 131Z1   READ-ONLY memory, 512 word.   FDR 131Z2   READ-ONLY memory, 512 word.   FDR 131Z1   READ-ONLY memory, 512 word.   FDR 131Z2   CHARACTER GENERATOR   FDR 131Z2   CHARACTER GENERATOR   FDR 131Z2   READ-ONLY memory, 512 word.   FDR 131Z2   CHARACTER GENERATOR   FDR 131Z2   CHARACTER GENERATOR   FDR 146(B)Z1   STATIC CHARACTER GENERATOR   HIGH RESOLUTION UPPER CASE				
FDN 116Z CHARACTER GENERATOR (In TO - 100) FDN 216B 512-bit dynamic SHIFT REGISTER (In 14 lead plastic DIL) FDN 206	FDN216A			5 x 7 dot code matrix character generator)
FDN216B 512-bit dynamic SHIFT REGISTER (In 14 lead plastic DIL) FDR 126Z READ-ONLY memory, 256 word, 10-bits per word (bit pattern to customer's specification) FDN536A (In TO-100) FDR 126Z READ-ONLY memory, 256 word, 10-bits per word (with fixed bit pattern for conversion from ASCII to selectric line code and vica versa) FDR 131Z READ-ONLY memory, 512 word, 8-bits per word (bit pattern to customer's specification) FDR 131Z1 READ-ONLY memory, 512 word, 8-bits per word (with fixed bit pattern for conversion from ASCII to Selectric Dine code and vica versa) FDR 131Z1 READ-ONLY memory, 512 word, 8-bits per word (with fixed bit pattern for conversion from ASCII to Selectric Dine code and vica versa) FDR 131Z2 CHARACTER GENERATOR (5 x 7 dot matrix; column scan system) FDR 146(B)Z1 READ-ONLY memory, 512 word, 10-bits per word (bit pattern to customer's specification) STATIC CHARACTER GENERATOR HIGH RESOLUTION UPPER CASE (7 x 9 dot matrix; column scan system)			FDR 11672	
(In 14 lead plastic DIL) FDR 126Z READ-ONLY memory, 256 word.  10-bits per word (In 14 lead metal ceramic DIL) FDN536A  dual 100-bit static SHIFT REGISTER (In TO - 100)  FDR 126Z READ-ONLY memory, 256 word. (10-bits per word (10	FDN2 16B	512-bit dynamic SHIFT REGISTER		
FDN506   dual 32-bit static SHIFT REGISTER (in 14 lead metal ceramic DIL)   (bit per word (in 14 lead metal ceramic DIL)   (bit per word (bit pattern to customer's sepecification)   FDN536A   (in TO - 100)   FDR 126Z1   READ-ONLY memory, 256 word,			FDR 126Z	
(in 14 lead metal ceramic DIL) dual 100-bit static SHIFT REGISTER (in TO-100)  FDR 136Z FDR 131Z FDR 146(B)Z	FDN506	dual 32-bit static SHIFT REGISTER		
FDN536A dual 100-bit static SHIFT REGISTER (In TO - 100)  READ-ONLY memory, 256 word, (with fixed bit pattern for conversion from ASCII to selectric line code and vica versa)  FDR 131Z READ-ONLY memory, 512 word, 8-bits per word (bit pattern to customer's specification)  FDR 131Z1 READ-ONLY memory, 512 word, 8-bits per word (with fixed bit pattern for conversion from ASCII to EBCDIC code and vica versa)  FDR 131Z2 CHARACTER GENERATOR (5 x 7 dot matrix; column scan system)  FDR 146(B)Z1 FDR 146(B)Z1 STATIC CHARACTER GENERATOR (IIGH RESOLUTION UPPER CASE (7 x 9 dot matrix, column scan system)			•	
(in TO-100)  10-bits per word (with fixed bit pattern for conversion from ASCII to selectric line code and vica versa)  FDR 1312  READ-ONLY memory. 512 word, (bit pattern to customer's specification)  FDR 13121  READ-ONLY memory. 512 word, (with fixed bit pattern for conversion from ASCII to EBCDIC code and vica versa)  FDR 13122  CHARACTER GENERATOR (5 x 7 dot matrix; column scan system)  FDR 146(B)Z  FDR 146(B)Z  FDR 146(B)Z  FOR 146(B)Z  FO	FDN536A		FDR 126Z1	READ-ONLY memory 256 word
(with fixed bit pattern for conversion from ASCII to selectric line code and vica versa)  FDR 131Z  FDR 131Z  FDR 131Z1  FDR 131Z1  FDR 131Z1  FDR 131Z1  FDR 131Z1  FDR 131Z1  FDR 131Z2  FDR 131Z2  FDR 131Z2  FDR 131Z2  FDR 131Z2  FDR 131Z2  FDR 146(B)Z  FDR 146(B)Z  FDR 146(B)Z  FDR 146(B)Z1  FDR 147(B)Z1  FDR 146(B)Z1  FDR 147(B)Z1  F		(in TO - 100)		
ASCII to selectric line code and vica versa)  FDR 131Z  READ-ONLY memory, 512 word, 8-bits per word (bit pattern to customer's specification)  READ-ONLY memory, 512 word, 8-bits per word (with fixed bit pattern for conversion from ASCII to SECDIC code and vica versa)  FDR 131Z2  CHARACTER GENERATOR (5 x 7 dot matrix; column scan system)  FDR 146(B)Z1  FDR 146(B)Z1  FDR 146(B)Z1  FDR 146(B)Z1  STATIC CHARACTER GENERATOR HIGH RESOLUTION UPPER CASE (7 x 9 dot matrix; column scan system)				
FDR 131Z READ-ONLY memory, 512 word, 8-bits per word (bit pattern to customer's specification)  FDR 131Z1 READ-ONLY memory, 512 word, 8-bits per word (with fixed bit pattern for conversion from ASCII to EBCDIC code and vica versa)  FDR 131Z2 CHARACTER GENERATOR (5 x 7 dot matrix; column scan system)  FDR 146(B)Z READ-ONLY memory, 512 word, 10-bits per word (bit pattern to customer's specification)  FDR 146(B)Z1 STATIC CHARACTER GENERATOR HIGH RESOLUTION UPPER CASE (7 x 9 dot matrix, column scan system)				ASCII to selectric line code and vica versa)
8-bits per word (bit pattern to customer's specification)  FDR 131Z1  FDR 131Z1  FEAD-ONLY memory, 512 word, 8-bits per word (with fixed bit pattern for conversion from ASCII to EBCDIC code and vica versa)  CHARACTER GENERATOR (5 x 7 dot matrix; column scan system)  FDR 146(B)Z1  FDR 146(B)Z1  FDR 146(B)Z1  FDR 146(B)Z1  FOR 147			FDR 131Z	
FDR 131Z1 READ-ONLY memory, 512 word, 8-bits per word (with fixed bit pattern for conversion from ASCII to EBCDIC code and vica versa)  FDR 131Z2 CHARACTER GENERATOR (5 x 7 dot matrix; column scan system)  FDR 146(B)Z READ-ONLY memory, 512 word, 10-bits per word (bit pattern to customer's specification)  FDR 146(B)Z1 STATIC CHARACTER GENERATOR HIGH RESOLUTION UPPER CASE (7 x 9 dot matrix, column scan system)				
FDR 131Z1 READ-ONLY memory, 512 word, 8-bits per word (with fixed bit pattern for conversion from ASCII to EBCDIC code and vica versa)  FDR 131Z2 CHARACTER GENERATOR (5 x 7 dot matrix; column scan system)  FDR 146(B)Z READ-ONLY memory, 512 word, 10-bits per word (bit pattern to customer's specification)  FDR 146(B)Z1 STATIC CHARACTER GENERATOR HIGH RESOLUTION UPPER CASE (7 x 9 dot matrix, column scan system)				(bit pattern to customer's specification)
8-bits per word  (with fixed bit pattern for conversion from ASCII to EBCDIC code and vica versa)  FDR 131Z2 CHARACTER GENERATOR (5 x 7 dot matrix; column scan system)  FDR 146(B)Z READ-ONLY memory. 512 word. 10-bits per word (bit pattern to customer's specification)  FDR 146(B)Z1 STATIC CHARACTER GENERATOR HIGH RESOLUTION UPPER CASE (7 x 9 dot matrix, column scan system)			FDR 131Z1	READ-ONLY memory, 512 word.
ASCII to EBCDIC code and vica versa)  FDR 13122 (CHARACTER GENERATOR (5 x 7 dot matrix; column scan system)  FDR 146(B)Z READ-ONLY memory. 512 word. (10-bits per word (bit pattern to customer's specification)  FDR 146(B)Z1 STATIC CHARACTER GENERATOR HIGH RESOLUTION UPPER CASE (7 x 9 dot matrix, column scan system)				
ASCII to EBCDIC code and vica versa)  FDR 13122 (CHARACTER GENERATOR (5 x 7 dot matrix; column scan system)  FDR 146(B)Z READ-ONLY memory. 512 word. (10-bits per word (bit pattern to customer's specification)  FDR 146(B)Z1 STATIC CHARACTER GENERATOR HIGH RESOLUTION UPPER CASE (7 x 9 dot matrix, column scan system)				(with fixed bit pattern for conversion from
FDR 131Z2 CHARACTER GENERATOR (5 x 7 dot matrix; column scan system)  FDR 146(B)Z READ-ONLY memory. 512 word. 10-bits per word (bit pattern to customer's specification)  FDR 146(B)Z1 STATIC CHARACTER GENERATOR HIGH RESOLUTION UPPER CASE (7 x 9 dot matrix, column scan system)				ASCII to EBCDIC code and vica versa)
FDR146(B)Z  READ-ONLY memory, 512 word, 10-bits per word (bit pattern to customer's specification)  FDR146(B)Z1  STATIC CHARACTER GENERATOR HIGH RESOLUTION UPPER CASE (7 x 9 dot matrix, column scan system)			FDR 131Z2	
FDR146(B)Z  READ-ONLY memory, 512 word, 10-bits per word (bit pattern to customer's specification)  FDR146(B)Z1  STATIC CHARACTER GENERATOR HIGH RESOLUTION UPPER CASE (7 x 9 dot matrix, column scan system)				(5 x 7 dot matrix; column scan system)
10-bits per word (bit pattern to customer's specification)  FDR 146(B) Z1  STATIC CHARACTER GENERATOR HIGH RESOLUTION UPPER CASE (7 x 9 dot matrix, column scan system)			FDR 146(B)Z	
FDR 146(B) Z1 STATIC CHARACTER GENERATOR HIGH RESOLUTION UPPER CASE (7 x 9 dot matrix, column scan system)				
FDR 146(B) Z1 STATIC CHARACTER GENERATOR HIGH RESOLUTION UPPER CASE (7 x 9 dot matrix, column scan system)				(bit pattern to customer's specification)
(7 x 9 dot matrix, column scan system)			FDR 146(B) Z1	
				HIGH RESOLUTION UPPER CASE
FDR 146(B) Z2 CHARACTER GENERATOR				(7 x 9 dot matrix, column scan system)
			FDR 146(B) Z2	
upper and lower case				
(5 x 7 dot matrix; row scan system)				
FDR 151(B)Z STATIC READ ONLY MEMORY			FDR 151(B) Z	STATIC READ ONLY MEMORY
2048 words, 8-bits per word				2048 words, 8-bits per word






The FD family is a series of complex monolithic integrated circuits utilizing MOS P-channel enhancement mode technology.

### 512-BIT RECIRCULATING DYNAMIC SERIAL MEMORY





 $P_0$  connected to the metal case

QUICK REFERI	ENCE DATA				
Clock rate	$f_{oldsymbol{\phi}}$	0,005	to	5	MHz
Data rate	$f_{D}$	0,01	to	5	MHz
Power consumption per bit					
at 1 MHz data rate	$P_{av}$	0,07			mW
at 5 MHz data rate	$P_{av}$	0,35			mW
Operating ambient temperature	T <sub>amb</sub>	<b>-</b> 55	to +	85	°C

PACKAGE OUTLINE: TO-100 (See General Section)

### FD family

#### GENERAL DESCRIPTION

The FDN166A consists of two 256-bit 2-phase dynamic shift registers, with internal multiplexing and recirculation circuitry. 1)

Data is written into and read from the device at both  $\phi_1$  and  $\phi_2$ , so that the data rate is twice the clock rate. The chip disable (CD) inputs allow selection of one-out-of-many circuits in larger memories. Both CD inputs have to be in the HIGH state to activate the device. Data will be written in when W, CD<sub>1</sub>, and CD<sub>2</sub> are in the HIGH state; at all other times the device is in the recirculation mode. The output is active only when R, CD<sub>1</sub> and CD<sub>2</sub> are in the HIGH state; so that the outputs of more devices can be wired-OR.

With the FDN166A large serial memories with a drum-like organisation can be made.

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltage on all data inputs, clock inputs,

outputs and supply terminals with reference to $\mathbf{P}_{0}$		+0,5 to	-39	V
Power dissipation	$P_{tot}$	max.	625	mW
Junction temperature up to $T_{amb} = 25$ °C	Тj	max.	150	$^{\mathrm{o}}\mathrm{C}$
Storage temperature	$\mathtt{T}_{\text{stg}}$	<b>-</b> 65 to -	+150	$^{\mathrm{o}}\mathrm{C}$
Output current (per output)	±ΙQ	max.	20	mA

#### THERMAL RESISTANCE

From junction to ambient	$R_{th j-a} =$	200	oC/W
•	J		




All terminals are protected against over-voltage due to static charges.




<sup>1)</sup> External behaviour: 512-bit shift register.


The FD family is a series of complex monolithic integrated circuits utilizing MOS P-channel enchancement mode technology.


#### **DUAL 256-BIT DYNAMIC SHIFT REGISTER**





Po connected to metal case





QUICK REFERENCE DATA						
Clock rate	$\mathbf{f}_{\boldsymbol{\phi}}$		0,01 to 3	MHz		
Power consumption per bit at $f_{\phi} = 3 \text{ MHz}$	$P_{av}$	typ.	0,36	mW		
Operating ambient temperature FDN196A: FDN196B:	T <sub>amb</sub> T <sub>amb</sub>		-55 to +85 0 to +70			
D.C. noise margin	$M_H; M_L$	>	1	v		

#### PACKAGE OUTLINE

FDN 196A: TO-100 (See General Section)

FDN196B: 14 lead plastic dual in-line (type A) (See General Section)

#### GENERAL DESCRIPTION

The FDN196A(B) consists of two 256-bit 2-phase dynamic shift registers, with common clock lines.

The device has two low impedance push-pull output buffers, with separate supply voltages. Thus the two outputs may be independently biased to drive a bipolar load or other MOS circuits.

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltage on all data inputs, clock inputs,

+0.5 to -30 V outputs and supply terminals with reference to Po FDN196A FDN196B 625 550 mW Power dissipation up to  $T_{amb} = 25$  °C  $P_{tot}$ max.  $T_i$ Junction temperature max. 150 135 oC  $-65 \text{ to } +150 \text{ }^{\circ}\text{C}$ Storage temperature  $T_{stg}$ -65 to +150

Total current through terminals  $P_1, P_2 - I_{P_1}, -I_{P_2}$  max. 20 mA Output current (per output)  $\pm I_Q$  max. 20 mA

THERMAL RESISTANCE


From junction to ambient  $R_{th j-a} = 200$  225 °C/W


### Note

All terminals are protected against over-voltage caused by static charges.


The FD family is a series of complex monolithic integrated circuits utilizing MOS P-channel enhancement mode technology.


#### 512-BIT DYNAMIC SHIFT REGISTER





Po connected to the metal case





QUICK REFERENCE DATA						
Clock rate	$\mathbf{f}_{oldsymbol{\phi}}$	0,01 to 3	MHz			
Power consumption per bit at $f_{\phi} = 3 \text{ MHz}$	$P_{\mathbf{av}}$	typ. 0,36	mW			
Operating ambient temperature FDN216A: FDN216B:	${ m T_{amb}} \ { m T_{amb}}$	-55 to +85 0 to +70	°C °C			
D.C. noise margin	$M_H$ ; $M_L$	> 1	v			

#### PACKAGE OUTLINE

FDN216A: TO-100 (See General Section).

FDN216B: 14 lead plastic dual in-line (Type A) (See General Section).

### FD family

#### GENERAL DESCRIPTION

The FDN216A(B) is a 512-bit 2-phase dynamic shift register.

The device has a low impedance push-pull output buffer.

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltage on all data inputs, clock inputs,

outputs and supply terminals with reference to Po		+	-0,5 to	o -30 V	
		FDN	216A	FDN2 16B	
Power dissipation up to $T_{amb} = 25 ^{o}\text{C}$	$P_{tot}$	max.	625	550	mW
Junction temperature	$T_{\mathbf{j}}$	max.	150	135	$^{\mathrm{o}}\mathrm{C}$
Storage temperature	$\mathrm{T}_{\mathbf{stg}}$	-65 to	+150	-55 to +150	$^{\mathrm{o}}\mathrm{C}$
Total current through terminal $P_1$	-I <sub>P1</sub>	max.	20	20	mA
Output current (per output)	$\pm I_Q$	max.	20	20	mA
THERMAL RESISTANCE					
From junction to ambient	R <sub>th i-a</sub>	=	200	225	°C/W





#### Note

All terminals are protected against over-voltage caused by static charges.

The FD family is a series of complex monolithic integrated circuits utilizing MOS P-channel enhancement mode technology.

### **DUAL 32-BIT STATIC REGISTER**





Po connected to the metal bottom

QUICK REFERENCE DATA						
Supply voltages	$rac{v_{P1}}{v_{P2}}$	-24 to -28 -12 to -14				
Clock frequency	f $_{oldsymbol{\phi}}$	0 to 1,5	MHz			
Power consumption per bit at $f_{\phi}$ = 1,5 MHz	$P_{av}$	typ. 2	mW			
Operating ambient temperature	$T_{amb}$	-55 to +85	oC			
D.C. noise margin	$\mathrm{M}_{\mathrm{H}},\mathrm{M}_{\mathrm{L}}$	> 1	V			

PACKAGE OUTLINE 14 lead metal ceramic dual in-line (See General Section)

=

### FD family

#### GENERAL DESCRIPTION

The FDN506 is a dual 32-bit static registers. It requires a single phase, low voltage, external clock, and be operated down to d.c. without loss of stored information.

The device utilizes common power and clock lines; the output buffer supplies are separated to facilitate independent biasing for MOS or TTL load drive.

The FDN506 contains the gating, external SELECT command and data inputs for selection of two independent data streams.

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages on all data inp	outs, clock inputs, outputs
and cumply terminals	with reference to Po

and supply terminals with reference to	P <sub>0</sub>	+0,5	to -30	V
Power dissipation up to $T_{amb}$ = 25 $^{o}C$	$P_{tot}$	max.	800	mW
Junction temperature	$\mathtt{T}_{\mathbf{j}}$	max.	150	oC
Storage temperature	${ m T_{stg}}$	-65 t	o +150	$^{\mathrm{o}}\mathrm{C}$
Total current through terminals $P_3, P_4$	$-I_{P3}$ , $-I_{P4}$	max.	40	mA
Output current (per output)	$\pm\mathrm{I}_\mathrm{Q}$	max.	20	mA


#### THERMAL RESISTANCE


From junction to ambient	R <sub>th i-a</sub>	=	156	°C/W



The FD family is a series of complex monolithic integrated circuits utilizing MOS P-channel enhancement mode technology.

### **DUAL 100-BIT STATIC SHIFT REGISTER**





Po connected to the metal case

QUICK	REFERENCE DATA			
Clock rate	$\mathbf{f}_{\boldsymbol{\phi}}$		0 to 1,5	MHz
Supply voltages	$\begin{smallmatrix} V_{P1} \\ V_{P2}; V_{P3}; V_{P4} \end{smallmatrix}$		-24 to -28 -12 to -14	v v
Power consumption per bit at $f_{\phi} = 1,5$ MHz	$P_{av}$	typ.	1	mW
Operating ambient temperature	$T_{amb}$		-55 to +85	oC
D.C. noise margin	$M_{\text{H}}, M_{\text{L}}$	>	1	V

PACKAGE OUTLINE TO-100 (See General Section)

#### GENERAL DESCRIPTION

The FDN536A is a monolithic dual 100-bit shift register. The two shift registers have each one serial input and output. They operate from common clocks and supply lines. The device has low impedance push-pull output buffers, which, when appropriately biased, are capable of interfacing direct with MOS, TTL, DTL and other loads.

The buffer supply terminals  $P_3$  and  $P_4$  are separate supplies which determine the output LOW signals only. This provides an output level that is independent of supply voltages  $V_{P_1}, V_{P_2}$ , the amplitude and width of the clock pulses.

All inputs, outputs, supply terminals and clock inputs are protected against over-voltage caused by static charges.

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltage on all data inputs, clock inputs,

outputs and supply terminals with reference	to P <sub>0</sub>	+0,5 t	co <b>-3</b> 0	V	
Power dissipation up to $T_{amb}$ = 25 $^{o}C$	$P_{tot}$	max.	625	mW	
Junction temperature	${ t T}_{ extbf{j}}$	max.	150	$^{\mathrm{o}}\mathrm{C}$	
Storage temperature	${ m T_{stg}}$	-65 to	+150	°C	
Total current through terminals P2, P3 and P4	$-I_{P2}; -I_{P3}; -I_{P4}$	max.	40	mA	
Output current (per output)	$\pm\mathrm{I}_\mathrm{Q}$	max.	20	mA	

### THERMAL RESISTANCE


From junction to ambient	R <sub>th j-a</sub>	=	200	°C/W
--------------------------	---------------------	---	-----	------




### FDR116Z FDR116Z1

The FD family is a series of complex monolithic integrated circuits utilizing MOS P-channel enhancement mode technology.

## READ ONLY MEMORY, 512 WORD, 5 BITS PER WORD





QUICK REFERENCE D.	ATA			
Read access time	tAR	max.	850	ns
Clock rate	$\mathrm{f}_{oldsymbol{\phi}}$	max.	1.2	MHz
Power dissipation at $f_{\phi} = 1 \text{ MHz}$	$P_{oldsymbol{\phi}}$	typ.	90	mw
D.C. noise margin	$M_L, M_H$	>	1	V
Operating ambient temperature	T <sub>amb</sub>	-55 to	+85	°C

PACKAGE OUTLINE 24 lead metal-ceramic dual in-line (See General Section)

### FDR116Z FDR116Z1

### **FD** family

### GENERAL DESCRIPTION

The FDR116Z is a monolithic 2560 bit read only memory. When ordering an FDR116Z the customer must send a bit pattern matrix with the desired content. For performance evaluation, we can supply specimens of FDR116Z1, which is identical to the FDR116Z but contains a bit pattern of our own. The FDR116Z requires a two phase clock, but the outputs remain steady as long as the address remains unchanged. The normal configuration is as a 512 word, 5 bits per word, parallel output ROM. An output inhibit control allows the use of multiple FDR116Z in a wired-OR configuration.

The memory matrix is programmed with the aid of a mask pattern during manufacture. The only d.c. supply is the output buffer supply, which is variable and can be biased to drive bipolar output loads direct.

The patterns permanently stored in the memory matrix of the FDR116Z1 are described in the following data sheets.



 $\textbf{RATINGS} \ Limiting \ values \ in accordance \ with the \ Absolute \ Maximum \ System \ (IEC \ 134)$ 

Voltages on all data inputs, clock inputs, outputs and supply terminals, with reference to P0		+0.5 to	-30	v
Power dissipation up to $T_{amb}$ = 25 $^{o}C$	$P_{tot}$	max.	1	W
Junction temperature	$T_{\mathbf{j}}$	max.	150	$^{\mathrm{o}}\mathrm{C}$
Storage temperature	$T_{ extsf{stg}}$	-65 to	+150	<sup>o</sup> C
Total current through terminal P2	-I <sub>P2</sub>	max.	<b>4</b> 0	mA
Output current (per output)	±ΙQ	max.	20	mA
THERMAL RESISTANCE				
From junction to ambient	R <sub>th j-a</sub>	=	125	$^{\mathrm{o}}\mathrm{C/W}$

**CHARACTERISTICS** at  $T_{amb} = -55$  to +85 °C

ELECTRICAL DRIVE REQUIREMENTS	Symbol	min.	typ.	max.	Conditions and references
Clock rate	$\mathrm{f}_{oldsymbol{\phi}}$	0.1	-	1.2 MHz	see note
Clock pulse width	<sup>t</sup> ølL tø2L	0.50 0.25		1.0 μs 1.0 μs	see timing diagram for parameter def- initions
Clock pulse fall time	<sup>t</sup> øHL	_	-	$0.10~\mu \mathrm{s}$	see note
Clock pulse rise time	t <i>φ</i> LΗ	-	-	$0.10~\mu \mathrm{s}$	
Clock delay time	<sup>t</sup> ø1 <i>ø</i> 2	0	-	$4.5\mu s$	
Clock delay time	t <sub>Ø2Ø1</sub>	0	-	$4.5\mu\mathrm{s}$	
Clock input voltage level HIGH LOW	V <sub>φ H</sub> V <sub>φ L</sub>	_		+0.3 V -24 V	
Address input and output inhibit input logic levels:					
HIGH LOW	V <sub>AH</sub> , V <sub>CH</sub> V <sub>AL</sub> , V <sub>CL</sub>	1	0 -12	+0.3 V -9 V	

### Note

At frequencies higher than 870 kHz,  $t_{\phi1Lmax}$  and  $t_{\phi2Lmin}$  will be determined by  $t_{\phi LHmax}$  and  $t_{\phi HLmax}.$ 


### **CHARACTERISTICS**

Test conditions:  $VP_1 = -12 V$  to -14 V;  $T_{amb} = -55$  to  $+85 \, ^{\circ}C$ ;  $P_0 =$  grounded; standard load: 30 pF in parallel with 150 k $\Omega$  to  $P_0$ .

ELECTRICAL DATA	Symbol	min.typ. max.	Conditions and references
Read access time	t <sub>AR</sub>	- 750 850 ns	see note 1
Output levels: HIGH LOW	V <sub>QH</sub> V <sub>QL</sub>	-1 - 0 V -1410 V	1: .V = -0V-6 1MU
Address input capacitance Output inhibit input	$C_{A}$	- 3.2 4.0 pF	bias: $V_A = 0 V$ ; $f_{\phi} = 1 MHz$
capacitance Clock input capacitance	$C_C$ $C_{\phi_1}$ $C_{\phi_2}$	- 3.2 4.0 pF - 21 30 pF - 13 18 pF	bias: $V_C$ ; $V_{\phi} = 0 V$ ; $f_{\phi} = 1 MHz$
	$C_{\phi 1}$ $C_{\phi 2}$	- 13 18 pF - 7.4 10 pF	$bias: V_{\phi} = -26 \text{ V}; f_{\phi} = 1 \text{ MHz}$
Leakage currents: Address input and output inhibit input			{VA = VC = −15 V; all
currents	-I <sub>AL</sub> ,-I <sub>CL</sub>	1 μΑ	other terminals at $VP_0$ ; $T_{amb} = 25  ^{\circ}C$ $V\phi = -28  V$ ; all other
Clock input current	$-I_{\phi L}$	100 μA	terminals at V <sub>P0</sub> ; T <sub>amb</sub> = 25 °C
Output resistance			
HIGH	RQH	- 300 - Ω	
LOW	RQL	- 170 - Ω	$V_{P_1} = -5 V$
Clock power dissipation (see note 2)	D,	26	f 1 Miles
Input current	Pφ	- 30 - III W	$V_{p_1} = -13 V$
(see note 3)	-I <sub>P1</sub>	- 36 - mW - 4.0 - mA	$\begin{cases} f_{\phi} = 1 \text{ MHz} \\ T_{amb} = 25 ^{\text{O}}\text{C} \end{cases}$
Output transition times:			
fall time	tTHL	- 100 - ns	
rise time	tTLH	- 100 - ns	
Delay times: fall time	tDHL	- 20 - ns	
rise time D.C. noise margin	tDLH ML,MH	- 20 - ns 1 V	

- Note 1: The minimum access time assumes the summation of the rise time of  $\phi_1$  and the fall time of  $\phi_2$  is less than 40 ns.
- Note 2: No d.c. power is dissipated in the decoder or memory matrix; the quoted power dissipation is a.c. only.
- Note 3:  $I_{P_1}$  is almost entirely dependent on the external load.

### TIMING DIAGRAM



### Note

The indicated points on the vertical axis are specified in the glossary of terms. Address and output inhibit timing requirements:

- 1. Address input (and output inhibit input) signals are clocked into the memory during  $\phi_1$ , and must remain present throughout  $\phi_1$ . Address lead time (t $\chi_A$ ) must be  $\geq 0$ .
- 2. The output signals remain steady for as many clock cycles as the address and output inhibit signals remain unchanged.

### CHARACTERISTICS (continued)


### GLOSSARY OF TERMS

- 1. Clock pulse width: toL
  - The time for which the clock pulse is LOW;  $V_{\phi} \leq -24 \text{ V}$
- 2. Clock pulse fall time:  $t_{\phi HL}$  The time between the 10% and 90% voltage points as the clock pulse goes from HIGH to LOW.
- 3. Clock pulse rise time:  $t\phi_{LH}$  The time between the 90% and 10% voltage points as the clock pulse goes from LOW to HIGH.
- 4. Clock delay time:  $t_{\phi1\phi2}$ ;  $t_{\phi2\phi1}$ The least allowable time between the end of the  $\phi_1$  (or  $\phi_2$ ) clock pulse and the start of the  $\phi_2$  (or  $\phi_1$ ) clock pulse, defined at -2 V.
- 5. Fall delay time:  $t_{DHL}$  After the clock pulse  $\phi_2$  reaches LOW, the time that elapses before the output starts to change from HIGH to LOW.
- 6. Rise delay time:  $t_{DLH}$  After the clock pulse  $\phi_2$  reaches LOW, the time that elapses before the output starts to change from LOW to HIGH.
- 7. Output fall transition time:  $t_{THL}$  The time between the 10% and 90% voltage points as the output goes from HIGH to LOW.
- 8. Output rise transition time:  $t_{TLH}$  The time between the 90% and 10% voltage points as the output goes from LOW to HIGH.
- 9. Read access time:  $t_{AR}$ The time between the 90% point on the negative going edge of the clock pulse  $\phi_1$  and the time at which the output is present, defined at 90%.

### **OUTPUT BUFFER DESCRIPTION**


The only d.c. supply required is  $\mathrm{Vp}_1$ , the push-pull output buffer supply.  $\mathrm{Vp}_1$  may be varied between 0 and -28 V according to the output voltage swing required. It does not affect the operating speed of the memory.

Biasing circuit A is used when driving MOS loads. Normal MOS input signals
must drive the address and inhibit inputs.



Biasing circuit A.


2. Biasing circuit B may be used to interface with TTL, both at the input and the output of the ROM. Note that no active interface devices are required. At the address and C inputs any TTL devices can be used that will sustain a minimum of +12 V at their output terminals.



### WIRED-OR APPLICATIONS

Use of wired-or output capability:

Applying a LOW signal to the output inhibit leads will cause both of the push pull output transistors associated with each output driver to turn off. Their output impedances are then very high (about  $5~\mathrm{M}\Omega$ ) and they can be wired-OR with other ROM output buffers without affecting the output drive capability of any buffer operating in the low impedance mode. This output inhibit wired-OR capability makes it possible to use the FDR116Z type ROM in many different applications, such as the one shown here.



1024 words, 5 bits per word ROM



#### PROCEDURE FOR ORDERING A SPECIAL BIT PATTERN

To ensure accuracy when ordering a special bit pattern for a Read Only Memory (ROM) mask, customers should make use of the form on page 12. Eight forms are needed for 512 word memories. The completed forms enable us to transfer any desired bit pattern into a standard ROM without error. After receipt of the forms our procedure is as follows:

- 1. An IBM card is punched for each row of each sheet of the form. (If he prefers to do so, the customer may punch his own cards and supply them to us, provided their format is identical with that of the forms).
- 2. The punched card are incorporated in a computer program that originates the following:
  - a duplicate of the ordered bit pattern, for verification.
  - a control tape for programming final electrical testing of the customers's ROM.
  - a control tape embodying the ordered pattern of ones and zeros to govern the movement of the automatic plotter used in mask making.
- The computer print-out is checked against the original order forms; a copy is also sent to the customer for his verification and signature.
- 4. Upon receipts of the customer's signed verification, full scale masks embodying the desired pattern are made.

### INSTRUCTION FOR COMPLETING THE FORMS

A. Customer block: ON EACH FORM

Enter Name, Date and Authorized Signature in the spaces provided.

#### B. The ADDRESS INPUTS and CONTENTS

Each page of the ROM Bit Pattern Form is laid out for 64 consecutive words; 16 in each of the four columns (00, 01, 10 and 11).

### ADDRESS INPUTS

- a) There are nine Address Inputs; the right-hand bit is always bit 1 and is the least significant bit; the left-hand bit is bit 9, it is the most significant. The Address Input leads on the ROM package are labelled A<sub>1</sub>, A<sub>2</sub>, etc., to correspond.
- b) The states of bits 1 to 4 are listed consecutively down the page. The state of bits 5 and 6 are at the head of each of four output columns. The Address Input of 64 consecutive words are thus uniquely specified on each page.
- c) Bit 7, 8 and 9 specify sets of memory locations, 1 set of 64 words per page. These spaces should be filled by the customer using a consecutive full binary code. The first position on page 1 of your specification should be three (or two) zeros. 1)

Memories of 512 words need 8 pages, of specifications.

d) Only ones (1 = LOW) or zeros (0 = HIGH) should be used in completing the form.



<sup>1)</sup> See example on page 12

### PROCEDURE FOR ORDERING A SPECIAL BIT PATTERN (continued)

### 2. CONTENTS (DATA OUTPUTS)

- a) Each column has provision for words of 10 bits numbered 1 to 10, bit 1 is always the right-hand bit. The output leads of the ROM package are labelled  $Q_1$ ,  $Q_2$ , etc., to correspond.
- b) The requisite bit pattern should be inserted under headings 1 to 5 using only ones (1 = LOW) and zeros (0 = HIGH).

### 3. AUTHORIZED SIGNATURE

Having completed the bit pattern, the customer should check that the forms are numbered, dated, and signed, as they constitute formal evidence of his request. In the event that the customer provides his own punched cards the signature on the computer duplicate will serve as formal evidence.

### CHARACTER GENERATION

The FDR116Z1 is meant for generating ASCII characters for display in a system in which each character is made up of seven 5-bit rows that are traced one at a time. It is capable of storing 64 different characters, each having its own 6-bit address.

To generate a line of characters for display, word addresses are applied in sequence to the WORD SELECT inputs A<sub>1</sub> to A<sub>3</sub> and character addresses to the CHARACTER SELECT inputs A<sub>4</sub> to A<sub>9</sub>. First, the row to be traced is selected by applying its address (3 bits) to inputs A<sub>1</sub> to A<sub>3</sub>; then the desired characters are selected by applying their addresses (6 bits each) to inputs A<sub>4</sub> to A<sub>9</sub>. When one row in a line of characters has been traced, the next row is generated by applying a new word address (inputs A<sub>1</sub> to A<sub>3</sub>) and repeating the same sequence of character addresses as before. After the sequence of character addresses has been repeated in conjunction with the word addresses for all seven rows, the full line of characters has been generated. Of the FDR116Z1, a selection is available, which has a maximum read rating of 1.67 MHz (cycle time 600 ns).

November 1970 | 11

Note: 1 = LOW; 0 = HIGH

## FDR116Z FDR116Z1

١
•
,
ı
ı

80 000000000000000000000000000000000000		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	6.0000000000000000000000000000000000000
8	5	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
× × × × × × × × × × × × × × × × × × ×			
	0000	0 - 0 0	
		0 0	0
	000	>	, ,
	0	-	0
		0 0 0	0
		0 0 0	9
		0 0	000
	0 0 0	0	9
	0	0	- ° %
	0000	0 0	- %
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0		7/3
0 0 0 0			۰ م
	0	00000	00000
<u>;</u>	0 0 E	5000	H
	0 0	<i>&gt;</i>	0
000			
0 0	2	9 0	0
0 0 1 0 0 0 1 0 0	0/1/0 0 1	0	

ASCII CHARACTER ADDRESS INPUTS	WORD SELECT INPUTS		TUO	OUTPUTS	
Ag Ag A7 Ag A5 A4	A3 A2 A1	Q5 Q4 Q3 Q2 Q1	Q5 Q4 Q3 Q2 Q1	OS Q4 Q3 Q2 Q1	Q5 Q4 Q3 Q2 Q1
××		8	01	10	11
	0	0 0 0 0 0	00000	00000	0 0 0
	- 0	- 0	- 0	1-1-	0 0
	-	0			
0 1 0 X X 0	-	·  -	江		0
	- 0 -	0	%	0	%
		0000		0 0 0 0 0	
	0 0 0	0 0 0 0 0	00000	0 0	0 0 0
	0 0 1	Н	1 1	0	0
	0 1 0	0	0	0	0 0 0
0 1 0 X X 1	- 0	0 0 0	o 6	0 0 0	000
		6	6	0	∹.
	0 -				7/2
					0
		0			0
	0 1 0	9/	%	。 。	0 0
0 1 1 X X 0	- 0			) }	
		7	°,	/-/	0
	0	000	0000)	<b>6</b> 0 0	0 0
	- 1	0		0 0	0 0 0
	-	0000	0 0 0 0	0 0 0 0	0 0 0 0
	~ 0	0 0		<u>۔</u> -۲۰	0 0
			0		
. x x 0	100	<b>\</b> 0	1 1 0 0 0	0	0
	- 0 -		0	0	0 0 0
	0 .		0	000	0 0 0 0
	-	3			



## FDR116Z FDR116Z1

CHARACTER ADDRESS INPUTS	WORD SELECT INPUTS		ITUO	OUTPUTS	
A9 A6 A7 A6 A5 A4	A3 A2 A1	Q5 G4 Q3 Q2 Q1	Q5 Q4 Q3 Q2 Q1	କ୍ର ଦ4 ଦ3 ଦ2 ଦୀ	GS Q4 Q3 Q2 Q1
[× ×		00	10	10	11
	0 0 0	00000	00000	00000	0 0 0 0 0
	0 0 1	0 0 0 0 0	o E o E o	0000	。 。
	0 - 0	0 0 0 0 0	0 1 0 1	FI Z	è
3	0 1 1	0 0 0	30	00100	Ş
> × × > > -	000-	0 0 0	0 0 0	ij	9/
	- 0 -	0 0 0	0 0 0	40-00	?
	0 -	0 0	0 0 0	H.	
	-   -				
					) E
	- 0				-
	-	-	<u> </u>	/	0
1 0 0 × × 1	0 0 -		-	00//00	0 0 0 0 0
	101	001100	n Ĥ Ū	000//0	0 0 0
	0	0	0 1 0 1 0	2000	0 0 0
	111	00000	० पि ० पि ०	000	00000
	0 0 0	0 0 0 0 0	00000	00000	00000
	100	00000	0000	00000	0 0 0 0 0
	0 - 0	000//	\$ = 2	0 0 0 0	0 0 0 0 0
·	0	0	シミシ	00000	0
( (	000		· > 1 \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	0	00000
	- 0 -	。 。 %	2/2/2		0 0
	0	。 %	る 三 。	Ŝ	0 0
	111	0 0 170 0	००पि००	0 6/00	0 0 🖽 0 0
	0 0 0	00000	0 0 0 0	0 0 0 0	00000
	0 0 1	0000	00000	0 0 0 0 0	00000
	0 - 0	9/000	00-00	00000	<b>%</b> • • • •
	0		0 0 1 0 0	00000	%
- < <	0 0 -		Į Į		Ž
	- 0 -		0 0 1 0 0	0 0 0 0	Ş
	0	0/000	, o Fi o o	00000	000
		00/200	00000	00000	00000



ASCII CHARACTER ADDRESS INPUTS	WORD SELECT INPUTS		OUTPUTS	บาร	
Ag Ag A7 A6 A5 A4	A3 A2 A1	Q5 Q4 Q3 Q2 Q1			
××		00	10	10	11
	0 0 0	0 0 0	0 0 0	0 0 0 0 0	0 0 0 0 0
	0	H	H	5	
	0 - 0		0	0 - 1/2 0	0/1000
×		%		<u>-</u>	0000)
<b>t</b>	0 .			<u>.</u>	Н.
	- 0		- 0		0 0 0
			H	0	,  -
	0 0 0	0 0 0 0 0	00000	00000	0 0 0 0
	0 0 1	° [5			)  -  -
	0 1 0	Ĵ	0	10000	0000
× × 0		0	° °	H	0 0 0 0/1/0
:	-	0 -	-	000	2
	- 0	0 0	0000	0000	\
	) <del>-</del>			,  -	0 0
	0 0 0	00000	0 0 0 0 0	0 0 0 0	0 0 0 0
	0 0 1	24	0 0 0	200	2
	0 1 0	0	0 0 0 0 0	0 0/1/0 0	0 0/1/0 0
0 × ×	0	000	0 🖽 0	0	//
	0 0	-  <	0 (	。 。 ?	<u>ه</u> •
	- 0				
			0	6	3
	0 0 0	0 0 0 0 0	00000	00000	0 0 0 0 0
	001		0 0	00000	
	0 1 0	0	0 0 0	0 0 0 0 0	<u>^</u> • •
- × ×	0	000	0	-	<i>?</i>
	0 0		0 0 0	0 0 0 0	٥
	- 0	000	- :		0 17 0
				0 (	o 6
	-		2		



### **ROM ORGANIS ATION**


In this example, with the word select input address fixed, the ASCII character addresses are sequentially altered to produce one line of three different characters, left to right. After 8 sequential binary word select iterations using the same character address sequence, the complete line of characters is formed, including a SPACE line.

A <sub>3</sub> A <sub>2</sub> A <sub>1</sub> word select inputs		ASCII character address for R applied to A4 to A9 0 1 0 0 1 0	ASCII character address for O applied to A4 to A9 0 0 1 1 1 1	ASCII character address for M applied to A4 to A9 0 0 1 1 0 1
0 0 0	rowl	0 0 0 0 0	→ 0 0 0 0 0	→ 0 0 0 0 0
0 0 1	row2	1 1 1 0	$\rightarrow 0/1100$	→ [T 0 0 0/T]
0 1 0	row3	1 0 0 0 1	$\rightarrow (1 \ 0 \ 0 \ 0)$	- 1 1 0 1 1
0 1 1	row <sub>4</sub>	$\rightarrow 1 0 0 0 1$	1 0 0 0 1	1 0 1 0 1
1 0 0	row <sub>5</sub>	1 1 1 0	1 0 0 0 1	1 0 1 0 1
1 0 1	row <sub>6</sub>	1 0 1 0 0	1 0 0 0 1	1 0 0 0 1
1 1 0	row7	0 1 0 0 1	$\rightarrow \begin{bmatrix} 1 & 0 & 0 & 0 \end{bmatrix}$	1 0 0 0 1
1 1 1	row8	<u> </u>	$\rightarrow 0$ $1$ $1$ $0$	1 0 0 0 1



The FD family is a series of complex monolithic integrated circuits utilizing MOS P-channel enhancement mode technology.

# CHARACTER GENERATOR (5 × 7DOT MATRIX; ROW SCAN SYSTEM)



 $P_{\hbox{\scriptsize 0}}$  and metal lid on bottom of the package are connected

QUICK REFERENCE DATA						
Read acces time	tAR	max.	850	ns		
Clock rate	$\mathbf{f}_{oldsymbol{\phi}}$	max.	1.2	MHz		
Power dissipation at $f_{\phi}$ = 1 MHz	$P_{oldsymbol{\phi}}$	typ.	90	mW		
D.C. noise margin	$M_L$ , $M_H$	>	1	v		
Operating ambient temperature	T <sub>amb</sub>	<b>-</b> 55 to	+85	oC		

PACKAGE OUTLINE 24 lead metal-ceramic dual in-line (See General Section).

The FDR116Z2 is a pre-programmed specimen of the FDR116Z.

It is intended for use as character generator in display systems, using a  $5 \times 7$  dot matrix, where the characters are built-up with one horizontal row at a time.

The device contains a sub-set of the ASCII character set viz. the lower case symbols and a pictorial representation of the control symbols.

When the device is used in combination with the FDR116Z1, the full 7-bit ASCII code character set can be displayed.

RATINGS CHARACTERISTICS

**OUTPUT BUFFER DESCRIPTION** 

For this information see data sheets of FDR116Z

### APPLICATION INFORMATION

To use the FDR116Z2 as a character generator, the ASCII code of the character to be displayed should be applied to the address inputs  $A_4$  to  $A_9$  with the following correspondence:

ASCII bit	address input
$b_1$	A4
b2	A <sub>5</sub>
b3	A6
b4	A 7
b5 <b>b</b> 6	A <sub>8</sub>
b <sub>6</sub>	A 9

For row selection a three bit binary number should be applied to address inputs  $A_1$  to  $A_3$  ( $A_1$  being the least significant bit).

On page 5 a 128 character ASCII character generator is given.


The diagram incorporates a "descender" circuit, with which the lower case g, j, p, q and y can be lowered two rows.

For this purpose an adder circuit is inserted between the row counter and the READ ONLY MEMORIES.

When a lower case g, j, p, q or y is detected a binary 2 is substracted from the row number (actually the binary number 14 is added), which causes the character to be displayed two rows lower.

The output  $\Sigma_3$  of the adder is used to blank all outputs in order to avoid a repeated display of the character during rows 9 and 10 in the "normal" position, or during rows 0 and 1 in the "descended" position.






APPLICATION INFORMATION (continued)

_				
	٠	۳		•
Ξ				
				•
-	-		-	•
•	•		-	•

ASCII CHARACTER ADDRESS INPUTS b <sub>6</sub> b <sub>5</sub> b <sub>4</sub> b <sub>3</sub> b <sub>2</sub> b <sub>1</sub>	LINE SELECT INPUTS		DUT	OUTPUTS	
Ag Ag A7 A6 A5 A4	A3 A2 A1	Q5 Q4 Q3 Q2 Q1	Q5 Q4 Q3 Q2 Q1	<b>ው</b> s	Q5 Q4 Q3 Q2 Q1
××		00	10	10	11
	0 0 0	0 0 0	0 0 0	0 0	0 0
	0	° 2	0000	0 0 0	0.00
	0 1 0	/	0 0	0 0 0 0	ه لاله
1 0 0 × × 0	- 0 -				
		0 0 0	0	0	<u></u>
	1 1 0	0	0	10001	
	111		11170	0111	0 11 0
	0 0 0	0 0 0	0 0	0 0	0 0 0 0 0
	0 0 1	0 0	0	0 0 0 0 0	[-[
	0 1 0	0 0 0	0 0 0	0 0 0	0 0
100 × × 1	- 0	_]	- 0		1000
	101	-	0 0		-
		1000	0000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	16000
	- 1				>
	0		0 1 0	0 0 0	0 0 0
		0 0	0000		00000
	-		0 0		
0 × × · · 0 ·	0	6	0 1 0	0	10001
	- 0	10000	0	0 1 0	0 0
		0			000
	0				
	0				
	0 1 0	0	0 0 0 0	00000	0 0
- × × - 0 -	-	°	- 6	5	FI
	0 -	0 0	0 0		1000
	1 1 0	0	<u> </u>	0 0	9
	-		る。三。	10101	

FDR116Z2 BIT PATTERN AND FONT





# Ξ

#### (BEL) (ACK) . (IS) Q5 Q4 Q3 Q2 Q1 Ξ (EOT)\* (FF)\* Q5 Q4 Q3 Q2 Q1 2 STUTFUTS ·(XTX) ·(TV) 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Q5 Q4 Q3 Q2 Q1 0000000 0 E 000000 5 0 0 0 0 0 0 ·(NOF) ·(HOS) . (11) (BS) ± Q5 Q4 Q3 Q2 Q1 0 [-8 A SELECT INPUTS A3 A2 A1 0-0-0-0-0-0-0-0-0-0-0-0-00--00--000----ASCII CHARACTER ADDRESS INPUTS b6 b5 b4 b3 b2 b1 A9 A8 A7 A6 A5 A4 0

## FDR116Z2

0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	CANIT	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000000000000000000000000000000000000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
O X X O	0 1 0 x x 0 1 1 x x x 0 1 1 1 1 1 1 1 1	0 × × - -	- x x - - 0

\* The letters in parenthesis identify the control code corresponding to the appropriate 35 Bit pictorial representation. These representations were obtained from the USASI x 3.2 Code Practice Manual

The FD family is a series of complex monolithic integrated circuits utilizing MOS P-channel enhancement mode technology.

## READ ONLY MEMORY, 256 WORD, 10 BITS PER WORD




Po and metal package bottom are connected.

QUICK REFERENCE DATA							
Read access time	t <sub>AR</sub>	max.	l μs				
Clock rate	$\mathrm{f}_{\boldsymbol{\phi}}$	0.1 to	1 MHz				
Power dissipation at $f_{\phi} = 1$ MHz	$P_{\mathbf{a}\mathbf{v}}$	typ. 10	0 mw				
D.C. noise margin	$M_{\hbox{\scriptsize H}}$ , $M_{\hbox{\scriptsize L}}$	> 1.	0 V				
Operating ambient temperature	$T_{amb}$	-55 to +8	5 °C				

PACKAGE OUTLINE 24 lead metal ceramic dual in-line (See General Section).







### GENERAL DESCRIPTION

The FDR126Z is a monolithic 2560 bit read only memory. When ordering an FDR126Z the customer must send a bit pattern matrix (see example on pages 12, 14 to 17) with the desired content. For performance evaluation, we can supply specimens of FDR126Z1, which is identical to the FDR126Z but contains a bit pattern of our own. The FDR126Z requires a two phase clock; the outputs remain steady as long as the address remains unchanged.

The memory matrix is programmed with the aid of a mask pattern during manufacture. The only d.c. supply is the output buffer supply, which is variable and can be biased to drive bipolar output loads direct.

The FDR126Z1 is a pre-programmed version of the FDR126Z READ-ONLY memory. It is intended to convert from ASCII to SELECTRIC line code and vice versa.

When 7-bit address of either code is applied to the inputs of the ROM, the corresponding 7-bits of the other code will appear at the outputs.

The three remaining outputs are used for parity and control code indications.

The electrical characteristics of the FDR126Z1 are equal to those of the FDR126Z.

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

and supply terminals, with reference to P <sub>0</sub>		+0.5 to	-30	v
Power dissipation up to $T_{amb}$ = 25 $^{o}C$	P <sub>tot</sub>	max.	1	W
Junction temperature	$T_{\mathbf{j}}$	max.	150	$^{\mathrm{o}}\mathrm{C}$
Storage temperature	$T_{ ext{stg}}$	-65 to	+150	°C
Total current through terminal $P_1$	-I <sub>P1</sub>	max.	<b>4</b> 0	mA
Output current (per output)	±ΙQ	max.	20	mA
THERMAL RESISTANCE				
From junction to ambient	R <sub>th</sub> j-a	=	125	°C/W



All terminals are protected against over-voltage caused by static charges.



## FDR126Z FDR126Z1

## FD family

**CHARACTERISTICS** at  $T_{amb} = -55 \text{ to } +85 \text{ }^{O}\text{C}$ 

ELECTRICAL DRIVE REQUIREMENTS	Symbol	min.	typ.	max.		Conditions and references
Clock rate	fд	0.01	-	1.0	MHz	
Clock pulse width	t <sub>ժ1L</sub> t <sub>ժ2L</sub>	0.60 0.25		5.0 5.0	μs μs	see timing diagram for parameter def- initions
Clock pulse fall time	t <sub>ø</sub> HL	_	-	0.10	μs	
Clock pulse rise time	t <sub>o</sub> LH	_	-	0.10	μs	
Clock delay time	$t_{\phi} 1_{\phi} 2$	0	-	45	μs	
Clock delay time	$t_{\phi 2\phi 1}$	0	_	45	μs	
Clock input voltage level HIGH LOW	$egin{array}{c} V_{\phi H} \ V_{\phi L} \end{array}$			+0.3 -24		
Address input and output inhibit input logic levels:						
HIGH LOW	$v_{AH}, v_{CH}$ $v_{AL}, v_{CL}$		0 -12	+0.3 -9		




Test conditions:  $V_{P1}$  = -12 V to -14 V;  $T_{amb}$  = -55 to +85  $^{o}$ C;  $P_{0}$  = grounded; standard load: 30 pF in parallel with 150 k $\Omega$  to  $P_{0}$ .

ELECTRICAL DATA	Symbol	min.	typ.	max.		Conditions and references
Read access time	t <sub>AR</sub>	-	0.75	1	μs	
Output levels: HIGH LOW Address input capacitance Output inhibit input	V <sub>QH</sub> V <sub>QL</sub> C <sub>A</sub>	-1 -14 -	- 3.6	-10		bias: $V_A = 0 V; f_{\phi} = 1 MHz$
capacitance Clock input capacitance	$C_{C}$ $C_{\phi 1}$ $C_{\phi 2}$ $C_{\phi 1}$ $C_{\phi 2}$	- - -	3. 2 19 20 11 12	30 30 20	pF pF pF pF	$\begin{cases} \text{bias:} V_{\mathbf{C}} = V_{\phi} = 0 \text{ V;} f_{\phi} = 1 \text{ MHz} \\ \text{bias:} V_{\phi} = -26 \text{ V;} f_{\phi} = 1 \text{ MHz} \end{cases}$
Leakage currents:	φ2			20	P.	
Address input and output inhibit input currents	-I <sub>AL</sub> , -I <sub>CL</sub>	-	-	1	μΑ	$\begin{cases} V_A = V_C = -15 \text{ V; all} \\ \text{other terminals at VP}_0; \\ T_{amb} = 25 ^{0}C \end{cases}$
Clock input current	$-I_{\phi}L$	-	-	100	μΑ	$\begin{cases} V_{\phi} = -28 \text{ V; all other} \\ \text{terminals at Vp}_{0}; \\ T_{amb} = 25 ^{\text{O}}C \end{cases}$
Output resistance						
HIGH	$R_{QH}$	-	400	_	Ω	77
LOW	$R_{QL}$	-	300	_	Ω	$V_{P_1} = -5 \text{ V}$
Clock power dissipation (see note 1) $(\phi_1 + \phi_2)$ Supply current	$P_{\phi}$	-	36	-	mW	$\begin{cases} f_{\phi} = 1 \text{ MHz} \\ V_{P_{1}} = -13 \text{ V} \\ f_{\phi} = 1 \text{ MHz} \end{cases}$
(see note 2)	-I <sub>P</sub> 1	-	5.0	-	mA	$\begin{cases} f_{\phi} = 1 \text{ MHz} \\ T_{amb} = 25 ^{\text{O}} C \end{cases}$
Output transition times:  fall time rise time Delay times: fall time rise time	<sup>t</sup> THL <sup>t</sup> TLH <sup>t</sup> DHL <sup>t</sup> DLH	- - - -	100 100 20 20		ns ns ns	
D.C. noise margin	$M_L, M_H$	1	-	_	V	

Note 1: No d.c. power is dissipated in the decoder or memory matrix; the quoted power dissipation is a.c. only.

Note 2:  $IP_1$  is almost entirely dependent on the external load.

### TIMING DIAGRAM



Address and output inhibit timing requirements:

- 1.\*Address and output inhibit signals are clocked into the memory during  $\phi_1$ , and must remain present throughout  $\phi_1$ . Address and output inhibit lead time (t $\ell_A$ ) must be  $\geq 0$ , during the shaded interval.
- 2. The output signals remain steady for as many clock cycles as the address and output inhibit signals remain unchanged.

#### Note:

The indicated points on the vertical axis are specified in the glossary of terms.

### GLOSSARY OF TERMS

- 1. Clock pulse width: to I.
  - The time for which the clock pulse is LOW;  $V_{\phi} \le -24 \text{ V}$ .

2. Clock pulse fall time:  $t_{\phi HL}$  The time between the 10% and 90% voltage points as the clock pulse goes from HIGH to LOW.

3. Clock pulse rise time: toLH

The time between the 90% and 10% voltage points as the clock pulse goes from LOW to HIGH.

4. Clock delay time:  $t_{\phi 1\phi 2}$ ;  $t_{\phi 2\phi 1}$ 

The least allowable time between the end of the  $\phi_1$  (or  $\phi_2$ ) clock pulse and the start of the  $\phi_2$  (or  $\phi_1$ ) clock pulse, defined at -2 V.

5. Fall delay time: tDHL

After the clock pulse  $\phi_2$  reaches LOW, the time that elapses before the output starts to change from HIGH to LOW.

6. Rise delay time: tDLH

After the clock pulse  $\phi_2$  reaches LOW, the time that elapses before the output starts to change from LOW to HIGH.

7. Output fall transition time: t<sub>THI</sub>

The time between the 10% and 90% voltage points as the output goes from HIGH to LOW.

8. Output rise transition time: tTLH

The time between the 90% and 10% voltage points as the output goes from LOW to HIGH.

9. Output inhibit time: tCL

The minimum time that the output inhibit signal must be present during  $\phi_2$  in order to inhibit the output, defined at -2 V.


10. Read access time: tAR

The time between the 90% point on the leading edge of the clock pulse  $\phi_1$  and the time at which the output is present.

#### OUTPUT BUFFER DESCRIPTION


The only d.c. supply required is  $\mathrm{Vp}_1$ , the push-pull output buffer supply.  $\mathrm{Vp}_1$  may be varied between 0 and -28 V according to the output voltage swing required. It does not affect the operating speed of the memory.

1. Biasing circuit A is used when driving MOS loads. Normal MOS input signals must drive the address and inhibit inputs.



Biasing circuit A

2. Biasing circuit B is used when driving TTL loads direct from each output buffer. This circuit allows also to drive MOS circuits direct from TTL. For this purpose special TTL gates are available (FJH301, FJH311 and FJH321), with a guaranteed minimum output breakdown voltage of 15 V.



 $R1 = 820 \Omega$ 

R2 = 820  $\Omega$ 

 $R3 = 12 k\Omega$ 


All resistors: ± 5%

Biasing circuit B

#### WIRED-OR APPLICATIONS

Use of wired-or output capability:

Applying a LOW signal to the output inhibit leads will cause both of the push pull output transistors associated with each output driver to turn off. Their output impedances are then very high (about 5  $M\Omega$ ) and they can be wired-or with other ROM output buffers without affecting the output drive capability of any buffer operating in the low impedance mode. This output inhibit wired-or capability makes it possible to use the FDR126Z type ROM in many different applications, such as those shown here. Note that the terminals A9 and  $\overline{\rm A9}$  although shown as address inputs, must actually be output inhibit signals synchronous with the address.





#### PROCEDURE FOR ORDERING A SPECIAL BIT PATTERN

To ensure accuracy when ordering a special bit pattern for a Read Only Memory (ROM) mask, customers should make use of the form on page 12. Four forms are needed for 256 word memories. The completed forms enable us to transfer any desired bit pattern into a standard ROM without error. After receipt of the forms our procedure is as follows:

- 1. An IBM card is punched for each row of each sheet of the form. (If he prefers to do so, the customer may punch his own cards and supply them to us, provided their format is identical with that of the forms).
- 2. The punched card are incorporated in a computer program that originates the following:
  - a duplicate of the ordered bit pattern, for verification.
  - a control tape for programming final electrical testing of the customers's  $\mathsf{ROM}_{\:\raisebox{1pt}{\text{\circle*{1.5}}}}$
  - a control tape embodying the ordered pattern of ones and zeros to govern the movement of the automatic plotter used in mask making.
- 3. The computer print-out is checked against the original order forms; a copy is also sent to the customer for his verification and signature.
- 4. Upon receipts of the customer's signed verification, full scale masks embodying the desired pattern are made and the unique type number suffix is assigned.

#### INSTRUCTION FOR COMPLETING THE FORMS

#### A. Customer block: ON EACH FORM

Enter Name, Date and Authorized Signature in the spaces provided.

#### B. The ADDRESS INPUTS and CONTENTS

Each page of the ROM Bit Pattern Form is laid out for 64 consecutive words; 16 in each of the four columns (00, 01, 10 and 11).

#### 1. ADDRESS INPUTS

- a) There are nine Address Inputs; the right-hand bit is always bit 1 and is the least significant bit; the left hand bit is bit 9, it is the most significant. The Address Input leads on the ROM package are labelled A<sub>1</sub>, A<sub>2</sub>, etc., to correspond.
- b) The states of bits 1 to 4 are listed consecutively down the page. The state of bits 5 and 6 are at the head of each of four output columns. The Address Input of 64 consecutive words are thus uniquely specified on each page.
- c) Bits 7, 8 and 9 (or bits 7 and 8 only, for 256 word memories) specify sets of memory locations, 1 set of 64 words per page. These spaces should be filled by the customer using a consecutive full binary code. The first position on page 1 of your specification should be three (or two) zeros. 1) Memories of 256 words need 4 pages, of specifications.
- d) Only ones (1 = LOW) or zeros (0 = HIGH) should be used in completing the form except where, as with 256 word memories, column 9 is unused and is, therefore, left blank.



<sup>1)</sup> See example on page 12.

## FDR126Z FDR126Z1


#### 2. CONTENTS (DATA OUTPUTS)

- a) Each column has provision for words of 10 bits numbered 1 to 10, bit 1 is always the right-hand bit. The output leads of the ROM package are labelled Q1, Q2, etc., to correspond.
- b) The requisite bit pattern should be inserted under headings 1 to 10 using only ones (1 = LOW) and zeros (0 = HIGH), except where a column is unused and is, therefore, left blank.

#### 3. AUTHORIZED SIGNATURE

Having completed the bit pattern, the customer should check that the forms are numbered, dated, and signed, as they constitute formal evidence of his request. In the event that the customer provides his own punched cards the signature on the computer duplicate will serve as formal evidence.





Note: 1 = LOW; 0 = HIGH

#### GENERAL DESCRIPTION of FDR126Z1

The FDR126Z1 is a version of the FDR126Z pre-programmed to convert from ASCII to SELECTRIC line code and vice versa.

When any 7-bit address of either code is presented to the input the FDR126Z1 will deliver the corresponding word at its output.

The direction of conversion is selected with the eighth address input.

The correspondence between code bits and inputs and outputs is shown in the table below.

address input	ASCII bit	SELECTRIC bit	output
A <sub>1</sub> A <sub>2</sub> A <sub>3</sub> A <sub>4</sub> A <sub>5</sub> A <sub>6</sub> A <sub>7</sub>	b <sub>1</sub>	1	Q <sub>1</sub>
	b <sub>2</sub>	2	Q <sub>2</sub>
	b <sub>3</sub>	4	Q <sub>3</sub>
	b <sub>4</sub>	8	Q <sub>4</sub>
	b <sub>5</sub>	A	Q <sub>5</sub>
	b <sub>6</sub>	B	Q <sub>6</sub>
	b <sub>7</sub>	S	Q <sub>7</sub>

A<sub>8</sub> = LOW: conversion from SELECTRIC line code to ASCII.

A<sub>8</sub> = HIGH: conversion from ASCII to SELECTRIC line code.

Output  $Q_8$  adds an odd parity bit to the 7-bit output code on  $Q_1$  to  $Q_7$  (see note).

Output Qo LOW indicates odd parity at the input.

Comparison of the  $Q_9$  output with the parity bit added to the input word indicates whether or not the input code is correct.

If  $Q_{10}$  is LOW, the word on outputs  $Q_1$  to  $Q_7$  is a line control code.

Note:

1 = LOW; 0 = HIGH



## FDR126Z FDR126Z1

## FD family

ASC	ASCII CODE	DE						•			
- Zq			<b>A</b>	0	0	0	0	1	-	1	1
φ —	b6 b5			0	0	1 0	1 1	0	0	1 0	Н
P4 →	p3 b	b2 b1 <b>↓</b>	row	0	1	2	æ	4	ıv	9	7
0	0	0 0	0	NUL IL1	DLE PRE2	SPACE SPACE1	0	@ <u></u>	P P	_	d
0	0	0 1	1	HOS	DC1 RS2	-:	_	A	8	a a	Ь
0	0	1 0	2	STX 9	DC2 PN1	=	2 2 2	ВВ	R	b b	r
0	0	1 1	ဧ	ETX EOB1	DC3 RS1	*	3	D D	S S	3	w w
0		0 0	4	EOT EOT1	DC4	*	4 4	D D	T T	p	, t
0	)	0 1	S	ENQ UC2	NAK	% %	ν. ν	E	n	e	n
0	-	1 0	9	ACK _	SYN 1L2	*	9	F	N N	f	<b>&gt;</b>
0	-	1 1	7	BEL LC1	ETB EOB2		7	9 9	M	8	W
Note: 1		MOL	= I OW · 0 = HIGH								



Note: 1 = LOW; 0 = HIGH

## FDR126Z FDR126Z1

ASC	O	ODE	(col	ASCII CODE (continued)								
b7 —				1	0	0	0	0	1	1	I	1
	b6 b5			<b>† †</b>	0	0 1	1 0	1 1	0	0 1	1 0	1 1
p4 →	წ →	P2 P	1d →	column	0	1	2	ဗ	4	ιv	9	7
П	0	0	0	8	BS BS1	CAN		8 8	Н	×	Ч	×
П	0	0	н	6	HT HT1	EM RES1		6	1	Y	i i	y y
П	0		0	10	LF LF1	SUB BY1	*		J	ZZ	j	z z
Т	0	1	П	11	VT ①	ESC PRE1	+ +	\	K K	‡ ]	k	+
	1	0	0	12	FF S	FS BY2	,	\ \ \ \ \	LLL	+	-:	+1
П	-1	0	1	13	CR NL1	GS RES2		=	M	] ±	m	+1
П	1	-	0	14	so UC1	RS RES2		^	Z	+1	n n	, +1
-1	н	1		15	SI LC2	US BY2		· · ·	0	1	0	DEL DEL1
Not	e: 1	= T0	:MC	Note: $1 = LOW$ ; $0 = HIGH$								

=

## FDR126Z FDR126Z1

## FD family

SELE	SCT	RIC	Z	SELECTRIC LINE CODE TO ASCII CODE CORRESPONDENCE	ASCII CODE	CORRESPO	NDENCE					
S					0	0	0	0	1	1	П	
2	4			<b>† †</b>	0	0	1 0		0	0	1 0	
∞ →	4 -	~~	<b></b>	row	0	1	2	က	4	w	9	7
0	0	0	0	0	SPACE1 SPACE	t	-:	į	SPACE2 SPACE	T	0	] ]
0	0	0	1	1	1 1	×	m	80	+1	×	M	5
0	0	-	0	7	2 2 2	n n		11	(8)	Z		+ +
0	0	-	-	8	3	n	^	f	#	n n	>	F
0	_	0	0	4	5 5	9	-	d b	%	E	:	P P
0	н	0	1	5	7	p	r	;	8 8	D D	R	
0	-	-	0	9	9 9	× ×	i i	q q	¢ >	Х	1 1	\$ \$
ن	-	-	П	7	8	J	a	,	*	o o	A	

SELECTRIC	SELECTRIC LINE CODE TO ASCII CODE CORRESPONDENCE (continued)	O ASCII CODE	CORRESPC	NDENCE (	continued)					
S		0	0	0	0	1	1	1	1	
B		0	0	-	_	0	0			
Α		0	1	0	1	0	1	0	Ι	
8 + 2	1 column	0	1	2	က	4	Ŋ	9	7	
1 0 0	8	4	_	0		*	T T	0	c	
1 0 0	1 9	0	h	s	y		Н	S	Y	
1 0 1	0 10	z	(l)	(C)	3) RS	7 7	(d) RS	© FF	© RS	
1 0 1	1 11	6	d b	*			ВВ	W	-	
1 1 0	0 12	PN1 DC2	BY1 SUB	RES1 EM	PF1 DC4	PN2 DC2	BY2 FS	RES2	PF2 DC4	
1 1 0	1 13	RS1 DC3	LF1 LF	NL1 CR	HT1 HT	RS2 DC1	LF2 LF	NL2 CR	HT2 HT	
1 1 1	0 14	UC1 SO	EOB1 ETX	BS1 BS	LC1 BEL	UC2 ENQ	EOB2 ETB	BS2 BS	LC2 SI	
1 1 1	1 15	EOT1 EOT	PRE1 ESC	IL1 NUL	DEL1 DEL	EOT2 EOT	PRE2 DLE	IL2 NUL	DEL2 NUL	
Note: $1 = L$	Note: $1 = LOW$ ; $0 = HIGH$									



=

1

The FD family is a series of complex monolithic integrated circuits utilizing MOS P-channel enhancement mode technology.

## READ ONLY MEMORY, 512 WORD, 8 BITS PER WORD




Po and metal lid on bottom of the package are connected

QUICK REFERENCE D	ATA		
Read access time	<sup>t</sup> AR	max. 1.5	μs
Clock rate	$f_{m{\phi}}$	max. 0.66	MHz
Power dissipation (MOS load)	$P_{tot}$	typ. 100	mW
D.C. noise margin	$M_H$ , $M_L$	> 1.0	V
Operating ambient temperature	$T_{amb}$	0 to 70	oC

PACKAGE OUTLINE 24 lead metal ceramic dual in-line (See General Section).

November 1973



#### GENERAL DESCRIPTION

The FDR131Z is a monolithic 4096-bit READ-only memory (ROM) with a capacity of 512 words, 8 bits per word. With two output-inhibit control lines  $C_1$  and  $C_2$  it can also operate as a 1024-word, 4 bits per word memory. The memory matrix is given the desired content by means of a special mask. When ordering, customers have to complete a set of forms specifying the bit pattern to be associated with each address. The output-inhibit control make it possible to use several FDR131Z memories in wired-OR configuration.

The only d.c. supply is the output buffer supply  $(P_1)$ , which may be adapted to interface direct with either MOS or bipolar DTL/TTL. All terminals of the FD circuits are effectively protected against over voltage caused by static charge.

A pre-programmed specimen of the FDR131Z is the FDR131Z1 given on page 14.

#### RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages on all data inputs, clock inputs, outputs and supply terminals, with reference to $P_{\rm O}$		+0.5 t	o -30	v
Power dissipation up to $T_{amb} = 25$ °C	$P_{tot}$	max.	1	W
Junction temperature	$T_{\mathbf{j}}$	max.	150	<sup>o</sup> C
Storage temperature	$T_{\sf stg}$	-65 to	+150	$^{\mathrm{o}}\mathrm{C}$
Total current through terminal P1	-IP1	max.	40	mA
Output current (per output)	$\pm I_Q$	max.	20	mA
THERMAL RESISTANCE				
From junction to ambient	R <sub>th j-a</sub>	=	125	°C/W



## FDR131Z FDR131Z1

## FD family

## **CHARACTERISTICS** at $T_{amb} = 0$ to +70 $^{o}C$

ELECTRICAL DRIVE REQUIREMENTS	Symbol	min.	typ.	max.		Conditions and references
Clock rate	$f_{oldsymbol{\phi}}$	0.1	_	0.66	MHz	(see note)
Clock pulse width	<sup>t</sup> φ1L <sup>t</sup> φ2L	1		2.0 2.0	•	see timing diagram for parameter def- initions
Clock pulse rise time						
$(\phi_1, \phi_2)$	t <sub>ø</sub> LH	_	_	1.0	μs	h
Clock pulse fall time		0.165	-	1.0	μs	See note
	tφ2HL	-	-	1.0	μs	J
Clock delay time	$t_{\phi}1_{\phi}2$	0	-	4.5	μs	
Clock delay time	$t_{\phi} 2_{\phi} 1$	0	-	4.5	μs	
Clock input voltage level						
HIGH	$v_{\phi H}$	-2	0	+0.3	V	
LOW	$V_{\phi L}^{r}$	-28	<b>-</b> 26	-24	V	
Address input and output inhibit input logic levels:						
HIGH	V <sub>AH</sub> , V <sub>CH</sub>	-2	0	+0.3	V	
LOW	V <sub>AL</sub> , V <sub>CL</sub>	-14	-12	+0.3 -9	V	
	, AL, CL					

## Ξ

### Note:

At frequencies higher than 191 kHz the maximum clock pulse rise and fall times will be determined by the minimum  $\phi_1$  and  $\phi_2$  pulse width.

#### **CHARACTERISTICS**

Test conditions:  $V_{P1} = -12 \text{ V to } -14 \text{ V; } T_{amb} = 0 \text{ to } +70 \text{ }^{O}\text{C; } P_0 = \text{grounded; standard load: } 30 \text{ pF in parallel with } 150 \text{ k}\Omega \text{ to } P_0.$ 

ELECTRICAL DATA	Symbol	min.	typ.	max.	•	Conditions and references
Read access time	t <sub>AR</sub>	-	1.2	1.5	μs	see note 1
Output levels: HIGH LOW Address input and	$v_{ m QH} \ v_{ m QL}$	-1 -14	- -	0 <b>-</b> 10	V V	
output inhibit input capacitances Clock input capacitance	$C_A, C_C$ $C_{\phi 1}$ $C_{\phi 2}$ $C_{\phi 1}$ $C_{\phi 2}$		3.2 18 16 11 9.5	22 20 14	pF pF pF pF	$\left\{ \begin{array}{l} \text{bias: VA} = \text{V}_{\text{C}} = 0 \text{ V}; \\ \text{$f_{\phi} = 1$ MHz} \\ \text{bias: V}_{\phi} = 0 \text{ V}; \text{$f_{\phi} = 1$ MHz} \\ \text{bias: V}_{\phi} = -26 \text{V}; \text{$f_{\phi} = 1$ MHz} \end{array} \right\}$
Leakage currents:						
Address input and output inhibit input currents	-I <sub>AL</sub> , -I <sub>CL</sub>	-	-	1	μΑ	$\begin{cases} V_A = V_C = -15 \text{ V; all} \\ \text{other terminals at Vp}_0; \\ T_{amb} = 25 \text{ °C} \end{cases}$
Clock input current	$-I_{\phi L}$	-	-	100	μΑ	$ \begin{cases} V_{\phi} = -28 \text{ V; all other} \\ \text{terminals at Vp}_{0}; \\ T_{amb} = 25 ^{\text{O}}\text{C} \end{cases} $
Output resistance HIGH LOW Clock power dissipation	R <sub>QH</sub> R <sub>QL</sub>	- -	500 350		Ω	V <sub>P1</sub> = -5 V
(see note 2) $(\phi_1 + \phi_2)$	$P_{\phi}$	-	36	_	mW	$f_{\phi} = 1 \text{ MHz}$
Supply current (see note 3)	-I <sub>P1</sub>	-	4.0	-	mA	$\begin{cases} f_{\phi} = 1 \text{ MHz} \\ VP_1 = -13 \text{ V} \\ f_{\phi} = 1 \text{ MHz} \\ T_{amb} = 25 ^{o}C \end{cases}$
Output transition times:  fall time rise time Delay times: fall time rise time D.C. noise margin	<sup>t</sup> THL <sup>t</sup> TLH <sup>t</sup> DHL <sup>t</sup> DLH  M <sub>L</sub> , M <sub>H</sub>	- - - - 1	200 200 20 20 20	-	ns ns ns V	- uniii


Note 1: Assuming the fall time of  $\phi_1$  and rise time of  $\phi_2$  is less than 40 ns.

Note 2: No d.c. power is dissipated in the decoder or memory matrix; the quoted power dissipation is a.c. only.

Note 3:  $I_{P_1}$  is almost entirely dependent on the external load.

#### CHARACTERISTICS (continued)

#### TIMING DIAGRAM



Address and output inhibit requirements:

- 1. Address and output inhibit signals are clocked into the memory during  $\phi_{1}, \; \text{and} \;$
- 2. The output signals remain steady when the address and output inhibit signals remain unchanged.

#### Note:

The indicated points on the vertical axis are specified in the glossary of terms.

#### CHARACTERISTICS (continued)

#### GLOSSARY OF TERMS


- 1. Clock pulse width: tφL
  - The time for which the clock pulse is LOW;  $V_{\phi} \leq -24 \text{ V}$
- 2. Clock pulse fall time:  $t_{\phi HL}$  The time between the 10% and 90% voltage points as the clock pulse goes from HIGH to LOW.
- 3. Clock pulse rise time:  $t_{\phi\,LH}$  The time between the 90% and 10% voltage points as the clock pulse goes from LOW to HIGH.
- 4. Clock delay time:  $t_{\phi}1_{\phi}2$ ;  $t_{\phi}2_{\phi}1$ The least allowable time between the end of the  $\phi_1$  (or  $\phi_2$ ) clock pulse and the start of the  $\phi_2$  (or  $\phi_1$ ) clock pulse, defined at -2 V.
- 5. Fall delay time:  $t_{DHL}$  After the clock pulse  $\phi_2$  reaches LOW, the time that elapses before the output start to change from HIGH to LOW.
- 6. Rise delay time:  $t_{DLH}$  After the clock pulse  $\phi_2$  reaches LOW, the time that elapses before the output starts to change from LOW to HIGH.
- 7. Output fall transition time: tTHL The time between the 10% and 90% voltage points as the output goes from HIGH to LOW.
- 8. Output rise transition time:  $t_{TLH}$  The time between the 90% and 10% voltage points as the output goes from LOW to HIGH.
- 9. Read acces time:  $t_{AR}$ The time between the 90% point on the leading edge of the clock pulse  $\phi_1$  and the time at which the output is present, defined at 90%.



#### **OUTPUT BUFFER DESCRIPTION**

The only d.c. supply required is  $Vp_1$ , the push-pull output buffer supply.  $Vp_1$  may be varied between 0 and -28 V according to the output voltage swing required. It does not affect the operating speed of the memory.

1. Biasing circuit A is used when driving MOS loads. Normal MOS input signals must drive the address and inhibit inputs.




Biasing circuit A



#### OUTPUT BUFFER DESCRIPTION (continued)

2. Biasing circuit B is used to interface direct with TTL on both the inputs and outputs of the READ-only memory. No active interface components are required. The TTL circuits on the inputs of the ROM must be able to sustain at least  $+12\,\mathrm{V}$  at their outputs.

The quadruple NAND gate FJH301 and the sextuple inverter FJH321 are especially manufactured with a guaranteed breakdown voltage of  $15~\rm V$  for this purpose.






#### WIRED-OR APPLICATIONS

Use of wired-or output capability:

Applying a LOW signal to the output inhibit leads will cause both of the push pull output transistors associated with each output driver to turn off. Their output impedances are then very high (about  $5\,\mathrm{M}\Omega$ ) and they can be wired-or with other ROM output buffers without affecting the output drive capability of any buffer operating in the low impedance mode.  $C_1$  controls output buffers 1 to 4, and  $C_2$  controls output buffers 5 to 8. This output inhibit wired-or capability makes it possible to use the FDR131Z type ROM in many different applications, such as those shown here.


1024 words

#### 4-bits per word



1024 words

8-bits per word





#### PROCEDURE FOR ORDERING A SPECIAL BIT PATTERN

To ensure accuracy when ordering a special bit pattern for a Read Only Memory (ROM) mask, customers should make use of the form on page 13. Eight forms are needed for 512 word memories. The completed forms enable us to transfer any desired bit pattern into a standard ROM without error. After receipt of the forms our procedure is as follows:

- 1. An IBM card is punched for each row of each sheet of the form. (If he prefers to do so, the customer may punch his own cards and supply them to us, provided their format is identical with that of the forms).
- The punched cards are incorporated in a computer program that originates the following:
  - a duplicate of the ordered bit pattern, for verification.
  - -a control tape for programming final electrical testing of the customer's  $\mathsf{ROM}$ .
  - a control tape embodying the ordered pattern of ones and zeros to govern the movement of the automatic plotter used in mask making.
- 3. The computer print-out is checked against the original order forms; a copy is also sent to the customer for his verification and signature.
- 4. Upon receipts of the customer's signed verification, full scale masks embodying the desired pattern are made and the unique type number suffix is assigned.

#### INSTRUCTION FOR COMPLETING THE FORMS

#### A. Customer block: ON EACH FORM

Enter Name, Date and Authorized Signature in the spaces provided.

#### B. The ADDRESS INPUTS and CONTENTS

Each page of the ROM Bit Pattern Form is laid-out for 64 consecutive words; 16 in each of the four columns (00, 01, 10 and 11).

#### 1. ADDRESS INPUTS

- a) There are nine Address Inputs; the right-hand bit is always bit 1 and is the least significant bit; the left-hand bit is 9, it is the most significant. The Address Input leads on the ROM package are labelled A<sub>1</sub>, A<sub>2</sub>, etc., to correspond.
- b) The states of bits 1 to 4 are listed consecutively down the page. The state of bits 5 and 6 are at the head of each of four output columns. The Address Input of 64 consecutive words are thus uniquely specified on each page.
- c) Bit 7, 8, and 9 (or bits 7 and 8 only, for 256 word memories) specify sets of memory locations, 1 set of 64 words per page. These spaces should be filled by the customer using a consecutive full binary code. The first position on page 1 of your specification should be three (or two) zeros. 1) Memories of 256 words need 4 pages, of specifications.
- d) Only ones (1 = LOW) or zeros (0 = HIGH) should be used in completing the form except where, a column is unused and is, therefore, left blank.



<sup>1)</sup> See example on page 13

## FDR131Z FDR131Z1

## FD family

#### 2. CONTENTS (DATA OUTPUTS)

- a) Each column has provision for words of 10 bits numbered 1 to 10, bit 1 is always the right-hand bit. The output leads of the ROM package are labelled Q<sub>1</sub>, Q<sub>2</sub>, etc., to correspond.
- b) The requisite bit pattern should be inserted under headings 1 to 10 using only ones (1 = LOW) and zeros (0 = HIGH), except where a column is unused and is, therefore, left blank.


#### 3. AUTHORIZED SIGNATURE

Having completed the bit pattern, the customer should check that the forms are numbered, dated, and signed, as they constitute formal evidence of his request. In the event that the customer provides his own punched cards the signature on the computer duplicate will serve as formal evidence.





## FDR131Z FDR131Z1



Note: 1 = LOW; 0 = HIGH

#### GENERAL DESCRIPTION of FDR 131Z 1

The FDR131Z1 is a version of the FDR131Z pre-programmed to convert from ASCII to EBCDIC and vice versa.

When the standard 7-bit ASCII code plus parity is presented to address inputs  $A_1$  to  $A_8$ , the FDR131Z1 will deliver the corresponding 8-bit EBCDIC code at its outputs when the A9 input is HIGH. Conversely, when the standard 8-bit EBCDIC code is presented to inputs  $A_1$  to  $A_8$ , the corresponding ASCII code plus parity will be delivered at the outputs when A9 is LOW. The code conversion circuits from ASCII to EBCDIC are provided in duplicate to accommodate either odd or even parity. The correspondence between code bits and inputs and outputs is shown in the tables below and on the following pages.

#### Conversion from ASCII to EBCDIC

ASCII-bits	ROM inputs 1)	ROM outputs	EBCDIC-bit s
b <sub>1</sub> (least significant bit)	A <sub>1</sub>	Q <sub>1</sub>	7 (least significant bit) 6 5 4
b <sub>2</sub>	A <sub>2</sub>	Q <sub>2</sub>	
b <sub>3</sub>	A <sub>3</sub>	Q <sub>3</sub>	
b <sub>4</sub>	A <sub>4</sub>	Q <sub>4</sub>	
b5	A5	Q5	3 2 1 0 (most significant bit)
b6	A6	Q6	
b7 (most significant bit)	A7	Q7	
b8 (odd or even paratity)	A8	Q8	

#### Correspondence of ASCII(A) to EBCDIC(E) code

To find the 7-bit ASCII code for a particular symbol, (see table on page 15) write down the binary coded decimal number belonging to that symbol; e.g., the number belonging to the letter  $\,g\,$  is 103, which means that the corresponding binary digits for bits b7 to b1 of the ASCII code are 1100111.



 $<sup>^{\</sup>mathrm{l}}$ ) Condition: A9 is HIGH

## FDR131Z FDR131Z1

## Correspondence of ASCII(A) to EBCDIC(E) code (continued)

	0-	15	16	-31	32	-47	48	-63	64	-79	80	-95	96-	111	112	-127
	A	Е	A	Е	A	E	A	Е	A	E	A	E	A	Е	A	Е
0	NUL	NUL	DLE	DLE	SP	SP	0	0	(ā)	(a)	₽	P	1	1	p	p
1	SOH	SOH	DC1	DC1	!	!	1	1	A	Α	Q	Q	a	а	q	q
2	STX	STX	DC2	DC2	11	**	2	2	В	В	R	R	b	b	r	r
3	ETX	ETX	DC3	DC3	#	#	3	3	C	C	S	S	c	С	s	s
4	EOT	EOT	DC4	DC4	\$	\$	4	4	D	D	Т	T	d	d	t	t
5	ENQ	ENQ	NAK	NAK	%	$\dot{\bar{\%}}$	5	5	Е	E	U	U	е	e	u	u
6	ACK	ACK	SYN	SYN	&	&	6	6	F	F	v	V	f	f	v	v
7	BEL	BEL	ETB	EOB	1	•	7	7	G	G	W	W	g	g	w	W
8	BS	BS	CAN	CAN	(	(	8	8	Н	H	X	X	h	h	x	x
9	HT	HT	EM	EM	)	)	9	9	I	I	Y	Y	i	i	У	у
10	LF	LF	SUB	SUB	*	*	:	:	J	J	Z	Z	j	j	z	Z
11	VT	VΤ	ESC	PRE	+	+	;	;	K	K	] [	(	k	k	{	(
12	FF	FF	FS	IFS	,	,	<	<	L	L	1	/	1	1	:	-
13	CR	CR	GS	IGS	-	-	=	=	M	M	]	)	m	m	}	)
14	SO	SO	RS	IRS	١.		>	>	N	N	_	-7	n	n	~	¢
15	SI	SI	US	IUS	/	/	?	?	0	0	_	_	0	0	DEL	DEL
1	I		ı		l		l		l	1	l		l		l	

## Explanation of symbols

37777 11	DID loss that a series
NUL = null	DLE = data link escape
SOH = start of heading	DC1 to $DC4$ = device control
STX = start of text	NAK = negative acknowledge
ETX = end of text	SYN = synchronous idle
EOT = end of transmission	ETB = end of transmission block
ENQ = enquiry	CAN = cancel
ACK = acknowledge	EM = end of medium
BEL = bell	SUB = substitute
BS = backspace	ESC = escape
HT = horizontal tab	FS = file separator
FF = form-feed	GS = group separator
CR = carriage return	RS = record separator
SO = shift out	US = unit separator
SI = shift in	DEL = delete (rub out)

The ASCII to EBCDIC characters for which there was no correspondence have been converterd as follows:

٠,	ortora as to	110110.		
	128-ASCII	256-EBCDIC	128-ASCII	256-EBCDIC
	[	(	}	<b>!</b> 1)
	\	/	{	(
	]	)	}	,
	^		~	ų.

 $<sup>^{\</sup>mathrm{l}}$ ) The EBCDIC to ASCII is ' to  $^{\prime}$ 



#### Conversion from EBCDIC to ASCII

When the standard 8-bit EBCDIC code is presented to inputs  $A_1$  to  $A_8$ , the corresponding ASCII code plus parity will be delivered at the outputs when A9 is LOW.

EBCDIC -bits	ROM -inputs 1)	ROM -outputs	ASCII-bits
7 (least significant bit) 6 5 4 3 2 1 0 (most significant bit)	A <sub>1</sub> A <sub>2</sub> A <sub>3</sub> A <sub>4</sub> A <sub>5</sub> A <sub>6</sub> A <sub>7</sub> A <sub>8</sub>	Q <sub>1</sub> Q <sub>2</sub> Q <sub>3</sub> Q <sub>4</sub> Q <sub>5</sub> Q <sub>6</sub> Q <sub>7</sub> Q <sub>8</sub>	b <sub>1</sub> (least significant bit) b <sub>2</sub> b <sub>3</sub> b <sub>4</sub> b <sub>5</sub> b <sub>6</sub> b <sub>7</sub> (most significant bit) b <sub>8</sub> (even parity)

#### Correspondence of EBCDIC to ASCII code

	0 -	15	16	<b>-</b> 31	32 -	-47	48	-63	64	<b>-</b> 79	80-	-95	96-	111	112-	-127
	E	A	Е	A	Е	A	Е	A	Е	A	Е	A	E	A	Е	A
0	NUL	NUL	DLE	DLE	DS	-	-	_	SP	SP	&	&	-	_	-	_
1	SOH	SOH	DC1	DC1	SOS	-	-	-	-	-	-		1	/	-	-
2	STX	STX	DC2	DC2	FS	-	SYN	SYN	-	-	-	-	-	_	-	-
3	ETX	ETX	DC3	DC3	-	-	-	-	-	-	-	_	-	-	-	-
4	PF	-	RES	-	BYP	-	PN	~	-	-	_	_	-	-	-	-
5	HT	HT	NL	-	LF	LF	RS	-	-		-	-	-	-	-	_
6	LC	-	BS	BS	EOB	ETB	VC	-	-	-	_	-	-	_	-	-
7	DEL	DEL	IL	-	PRE	ESC	EOT	EOT	-	-	-	_	-	_	-	_
8	-	-	CAN	CAN	-	-	-	-	-	-	-	-	-	_	-	-
9	-	_	EM	EM	-	-	-	-	-	-	-	_	-	_	-	_
10	SMM	-	CC	-	SM	-	-	~	¢	-	!	!	-	_	:	:
11	VT	VT	-	-	-	-	-	-			\$	\$	,	,	#	#
12	FF	FF	IFS	FS	-	-	DC4	DC4	<	<	*	*	%	%	(at	(a
13	CR	CR	IGS	GS	ENQ	ENQ	NAK	NAK	(	(	)	)	-	-	,	1
14	SO	SO	IRS	RS	ACK	ACK	-	-	+	+	;	;	>	>	=	=
15	SI	SI	IUS	US	BEL	BEL	SUB	SUB		:	_	-	?	?	"	**



l) Condition: A9 = LOW

#### Correspondence of EBCDIC to ASCII code (continued)


To find the 8-bit EBCDIC code for a particular symbol (see table below and on page 16), write down the decimal number belonging to that symbol; e.g., the number belonging to the letter g is 135, which means the corresponding number for the bit positions 0 to 7 of the EBCDIC code is 10000111.

128	-143	144	-159	160	-175	176	-191	192	-207	208-	223	224-	239	240-	-255
Е	A	Е	A	Е	Α	E	A	Е	A	Е	Α	Е	A	E	A
-	_	-	-	-	-	-	_	-	_	-	_	-	-	0	0
a	a	j	j	-	-	-	_	A	Α	J	J	-	_	1	1
b	b	k	k	s	s	-	-	В	В	K	K	S	S	2	2
c	c	1	1	t	t	-	-	С	C	L	L	T	$\mathbf{T}$	3	3
d	d	m	m	u	u	-	-	D	D	M	M	U	U	4	4
e	e	n	n	v	v	-	-	Е	E	N	N	V	V	5	5
f	f	0	σ	w	w	-	-	F	F	0	0	W	W	6	6
g	g	p	p	х	x	-	-	G	G	P	P	X	X	7	7
h	h	q	q	у	у	-	-	Н	H	Q	Q	Y	Y	8	8
i	i	r	r	z	z	-	-	I	I	R	R	Z	Z	9	9
-	-	-	-	-	-	-	-	-	-	-	-	-	-	_	-
-	-	-	-	-	-	-	-	-	-	-	-	_	_	-	-
-	-	-	-	-	-	-	-	_	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-	-	-	-	-	-	_	-
-	_	-	-	-	-	-	_	_	-	-	-	-	-	_	-



The FD family is a series of complex monolithic integrated circuits utilizing MOS P-channel enhancement mode technology.

## CHARACTER GENERATOR $(5 \times 7 \text{ DOT MATRIX}; \text{COLUMN SCAN SYSTEM})$




 $P_{\hat{0}}$  and metal lid on bottom of the package are connected

QUICK REFER	ENCE DATA		
Read access time	$t_{\mathrm{AR}}$	max. 1.	5 µs
Clock rate	$\mathfrak{f}_{\boldsymbol{\phi}}$	max. 0.6	67 MHz
Power dissipation at $f_{\phi} = 0.67 \text{ MHz}$	$P_{av}$	typ.	90 mW
D.C. noise margin	$\mathrm{M}_{H}$ , $\mathrm{M}_{\mathrm{L}}$	> 1.	0 V
Operating ambient temperature	T <sub>amb</sub>	0 to +7	70 °C

PACKAGE OUTLINE 24 lead metal ceramic dual in-line (See General Section).







#### GENERAL DESCRIPTION

The FDR131Z2 is a pre-programmed version of the FDR131Z.

It is inteded for use as alphanumeric character generator in display systems, using a 5 x 7 dot matrix, where the characters are built-up column-wise. The CHARACTER SELECT inputs (A4 to A9) accepta six bit ASCHCode, for the COLUMN SELECT inputs (A1 to A3) a three bit binary number is required, which is internally decoded. Each 7-bit word appears in parallel on the 7 outputs.

# RATINGS CHARACTERISTICS OUTPUT BUFFER DESCRIPTION

For this information see data sheets of FDR131Z

#### APPLICATION INFORMATION

To use the FDR131Z2 as character generator the ASCII code of the desired character should be applied to the address inputs  $A_4$  to  $A_9$  with the following correspondence:

ASCII bit	address input
$b_1$	A <sub>4</sub>
$b_2^-$	A5
b3	A <sub>6</sub>
b <sub>4</sub>	A <sub>7</sub>
b <sub>5</sub>	A 8
b <sub>6</sub> or b <sub>7</sub>	A9

For column selection, a three bit binary number should be applied to the address inputs  ${\rm A}_1$  to  ${\rm A}_3$  ( ${\rm A}_1$  being the least significant bit).

The character is stored in the columns 001 to 101. Column 000 contains blanks only and can be used to a space between characters.


When a LOW signal is applied to the output inhibit inputs, all outputs become floating. This feature can be used in wired-OR applications.





#### 00---0 -00 200000 0 0 0 0 0 0 0 0000000 000 0000000 4 4 4 - 0 -00-10 0 - 0 - 0 0 COLUMN SELECT INPUTS 000000 000 000000 0 0 0 0 0 0 4 4 8 - 0 -00---0 - 0 0 0000000 000 4 4 8 - 0 -70000 00--- 0 8 0 - 0 00000 - 0 0 000000 000 000000 4 4 A ROM විරිවීව්වීවී වී ජි ජි ජී ජී ජී ජී ජී ජී ල් ල් ල් ල් ල් ල් දේ ල් ල් ල් ල් ල් ASCII CHARACTER ADDRESS INPUTS No Do Da Do Ut A8 A7 A6 A5 A4 0 0

FDR131Z2 BIT PATTERN AND FONT



CHARACTER			COLUMNS	COLUMN SELECT INPUTS	
be bs b4 b3 b2 b1	ROM	01010	0 1 0	0 1 0 1 0	0 1 0 1 0
A9 A8 A7 A6 A5 A4		A <sub>2</sub> 0 0 1 1 0 0 A <sub>3</sub> 0 0 0 0 1 1		A <sub>2</sub> 0 0 1 1 0 0 A <sub>3</sub> 0 0 0 0 1 1	- 0
× ×		00	10	10	11
	ď	0 0 0 0	E o E o	0 10 0	00000
	6	0 0 0 0	- 0	7-1-	
	· &	0 0 0 0	0		0 0 0 0 0 0 0 0
·	ີ ອ້	0		よ シ	0 0 0 1 0 0 0
< <	් ජි	0 0 0 0	0 0 0 0	0 0	( ) ( ) ( ) ( ) ( ) ( )
	° of	0 0 0 0	0 0 0 0		9/600/10
	φ.	0 0 0 0 0			20170°°
	9	0 0 0 11 0 0	1	0 0 11 11	0 10 0
	8	0 0 0	0 1 0 1		0 0 1
	· &	0 0 0	]- 	2	0 0
. × × 0 0 1	ø <sup>≯</sup>	0 0	0 -0	1000	0 0 0 0
	· &	° =	A 7.	0 0/1/0	0 0
	9	0 0 0 0	0 0 1 0 1 0	00	0 0 0 0
	· o	00000	0 17 0	[ ] 0 0 0 0 0	0 0 0 0
	ģ	0000	0 11 0 0	0 0 0 0	0 0 0
	2	/2	-	0 0	0
	ď	0000	シラス	0 0 0 0	0 0 0 0
101 X X 0	o₹	1 0 0 0	%1 ⊗1 ⊗1	0 0 0 0	0 0 0 0
	ď	0 0 9/1	22	0 0 0	0 0 0 0
	æ	。 %		00/20	0 0 0 0
	6	· 7. ·		0 0/0 0	0 🗓 0 0
	ā	9	0 0 0 0	0 0 0 0	0 0 0 0
	8	0/1/0000	о Е	0 0 0 0	[V0000
	હે	0	0 0 1 0	0 0 0	1000
1 × × 1 0 1	්	0 0 0 0 0	H	-	0 0 1/0 0
	ð	0 0 0	0 0 1 0	0 0 0 0	0 0/1/0
	9		0 0 1 0		000
	6	0 0 0 0	0 0 0 0	000000	


FDR131Z2 BIT PATTERN AND FONT (continued)




0 X X 0 -	ટિલેલેલેલેલેલેલેલેલેલેલેલેલેલેલેલેલેલેલે		
- × × •	ජිජි <b>ල්</b> ප්ජිජිජි		
o x x - -	වි ටී ටී ටී රී <b>ටී</b> රී		
- × - -	ક્રુલ કું		

The FD family is a series of complex monolithic integrated circuits utilizing MOS P- channel enchancement mode technology.

# READ ONLY MEMORY, 512 WORD, 10 BITS PER WORD





24 23 22 21 20 19 18 17 16 15 14 13 P<sub>2</sub> Q<sub>1</sub> Q<sub>2</sub> Q<sub>3</sub> Q<sub>4</sub> Q<sub>5</sub> Q<sub>6</sub> Q<sub>7</sub> Q<sub>8</sub> Q<sub>9</sub> Q<sub>10</sub> C FDR146BZ...

•P<sub>0</sub> A<sub>1</sub> A<sub>2</sub> A<sub>3</sub> A<sub>4</sub> A<sub>5</sub> A<sub>6</sub> AR P<sub>1</sub> A<sub>7</sub> A<sub>8</sub> A<sub>9</sub> A<sub>1</sub> 2 3 4 5 6 7 8 9 10 11 12 2 7263376

 $\boldsymbol{P}_0$  and metal lid on bottom of the package are connected

QUICK REFERENCE DATA								
Read access time	tac	max.	725	ns				
Supply voltage	$v_{P1}$	-24 to	-28	V				
Power dissipation	Ptot	typ.	300	mW				
D.C. noise margin	$M_H$ , $M_L$	>	1	V				
Operating ambient temperature	Tamb	-55 to	+85	$^{\mathrm{o}}\mathrm{C}$				

#### PACKAGE OUTLINE

FDR146Z.. : 24 lead metal ceramic dual in-line (See General Section)

FDR146BZ..: 24 lead plastic dual in-line (See General Section)

#### GENERAL DESCRIPTION

The FDR146(B)Z is a monolithic 5120-bit, static operated, READ-only memory with a built-in output register. The contents is read into the register after an address READ pulse and the outputs remain steady until the next address READ pulse. The 5120 bits are organized into 512 10-bit words, making the memory suitable for

The 5120 bits are organized into 512 10-bit words, making the memory suitable for use in look-up tables, code connectors, message and logic function generators, and in micro-programmers with sufficient capacity for next instruction or flags. It can also be treated as 64 8x10 matrices for high-resolution character generators. The memory is programmed during manufacture with the aid of a pattern made to the customer's specifications.

Internal resistors at the input provide pull-up for TTL sources. For high speed operation these resistors should be shunted and one of the output configurations illustrated in the section on output buffers should be used.

#### RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

and supply terminals, with reference to P <sub>0</sub>		+0,5 to	-30	V
Power dissipation up to $T_{amb}$ = 25 $^{o}C$	$P_{tot}$	max.	1,25	W
Junction temperature	$\tau_{j}$	max.	150	$^{\mathrm{o}\mathrm{C}}$
Storage temperature	$T_{ m stg}$	-65 to	+150	$^{\rm o}{ m C}$
Total current through terminal P <sub>1</sub>	±Ip1	max.	40	mΑ

#### THERMAL RESISTANCE

Output current (per output)

From	unction to ambient	Rah ing	= 100	oC/W

ŧΙΟ

max.

mA

# FDR146Z FDR146BZ

**CHARACTERISTICS** at  $T_{amb}$  = -55 to +85  $^{o}C$ ;  $P_{0}$  = grounded.

Electrical drive requirements	Symbol	min.	typ.	max.		conditions and references
Supply voltages						
P <sub>1</sub>	-V <sub>P1</sub>	24	-	28	V	
P <sub>2</sub>	-V <sub>P2</sub>	0	-	15	V	
Supply current at P1						
	-I <sub>P1</sub>	-	9	-	mΑ	$V_{P1} = -24 \text{ V}; T_{amb} = 25^{\circ}\text{C}$
	-IP1	-	-	18	mΑ	$V_{P_1} = -27 \text{ V}; T_{amb} = 25^{\circ}\text{C}$
Logic levels						
(all inputs)						
HIGH	V <sub>AH</sub> ; V <sub>CH</sub> ; V <sub>ARH</sub>		-	+0,3	V	
LOW	VAL; VCL;					
	VARL	-15,0	-12,0	-9	V	
Read rate	f <sub>AR</sub>	0	-	1,33	MHz	$t_{ARLH} + t_{ARHL} = 50 \text{ ns}$
Address read pulse times						
pulse width	t <sub>ARH</sub>	0,2	-	100	μs	See interface circuit "a" on page 7
rise time	t <sub>ARLH</sub>	-	-	100	ns	1 0
fall time	t <sub>ARHL</sub>	_	-	100	ns	
address lead time	t <sub>ℓ</sub> A	200	-	-	ns	
address hold time	t <sub>h</sub> A	50	-	-	ns	




## CHARACTERISTICS (continued)

Test conditions:  $V_{P_1}$  = -24 V to -28 V;  $V_{P_2}$  = 0 to -15 V;  $T_{amb}$  = -55 to +85  $^{o}C$ 

Electrical data	Symbol	min.	typ.	max.	conditions and references
Read access time	t <sub>ac</sub>	_	-	750 ns	see timing diagram
Propagation delay	t <sub>pd</sub>	-	-	500 ns	
Output reset delay	<sup>t</sup> pd OR	75	-	400 ns	
Output currents "OFF" condition	-I <sub>Q</sub>	_	-		$\begin{cases} V_{P_2} = 0; V_{Q} = -10 V \\ T_{amb} = 25  {}^{o}C \end{cases}$
"ON" condition	-IQ	2,5	4,5	- m	$A \begin{cases} V_{P_1} = -23 V \\ V_{P_2} = 0 V \\ V_{Q} = -2.5 V \end{cases}$
Input capacitances					
Address input	$c_{A}$	-	3,5	4 pI	$V_A = 0 V; f = 1 MHz$
Address read input	$C_{AR}$	-	4	4,5 pH	$V_{AR} = 0 V$ ; $f = 1 MHz$
Output inhibit input	$c_{\mathrm{C}}$		4,5	5 pF	7
Input resistance (all inputs)	$R_A;R_{AR};R_C$	-	15	35 ks	between input and P <sub>0</sub>
Output capacitance	CQ	-	3,5	4,5 pF	$V_Q = 0 V$ ; $f = 1 MHz$





1. To enable the device the output inhibit input C should be HIGH during the specified time; to inhibit the device it should be LOW during that time.

2. The indicated points on the vertical axis are specified in the glossary of terms.

# =


#### **CHARACTERISTICS** (continued)

#### Glossary of terms

- 1. Address read pulse width:  $t_{ARH}$ The time for which the address read pulse is HIGH:  $V_{AR} \ge -2V$ .
- 2. Address read pulse rise time:  $t_{\rm ARLH}$  The time between the -9 V and -2 V voltage points as the read pulse goes from LOW to HIGH.
- 3. Address read pulse fall time:  $t_{\rm ARHL}$  The time between the -2 V and -9 V voltage points as the read pulse goes from HIGH to LOW.
- 4. Output reset delay:  $t_{pd\,OR}$  After the AR pulse reaches HIGH, the time that elapses before the output reaches its "ON" state.
- 5. Address lead time:  $t_{\ell A}$  The time that the address and output inhibit signals must be valid before the start of the falling edge of the AR pulse.
- Address hold time: thA
   The time that the address and output inhibit signals must be valid after the end of the falling edge of the AR pulse.
- 7. Propagation delay:  $t_{pd}$  The time between the end of the AR pulse and the output assumes its correct state.
- Read access time: tac
   The time between the points, the address and output inhibit signals must be valid and the output assumes its correct state.

## **OUTPUT BUFFER DESCRIPTION**

#### a. Current sense output interface




V <sub>P1</sub>	V <sub>P0</sub>	$v_{P2}$	tARH	tac	cycle	R2	load	TTL
(V)	(V)	(V)	(ns)	(ns)	time (ns)	(Ω)	C1 (pF)	fan-out
-12,5to-13,5	+12,5 to +13,3	+7,0to+8,0			(/	> 150	/L: - \	20

# FDR146Z FDR146BZ

# FD family

### **OUTPUT BUFFER DESCRIPTION** (continued)

b. single resistor TTL interface






$v_{P1}$	V <sub>P0</sub>	V <sub>P2</sub>	tARH	tac	cycle time			TTL fan-out
(V)	(V)	(V)	(ns)	(ns)	(ns)	(kΩ)	(pF)	
-12,5 to <b>-</b> 13,5	+12,5 to 13,5	+5,75 to +6,25	>200	< 725	< 750	6,8	<15	1
-11,5 to -13,5	+11,5 to 13,5	+5,75 to $+6,25$	>250	< 725	< 800	6,8	<15	1
-14,5 to-15,5	+ 9,5 to 10,5	+4,75 to +5,25	>250	< 725	< 800	8,2	<15	1

## **OUTPUT BUFFER DESCRIPTION** (continued)


## c. Two resistor TTL interface



V <sub>P1</sub>	V <sub>P0</sub>	tARH	tac	cycle time	R1		load C1;C2	TTL fan-out	
(V)	(V)	(ns)	(ns)	(ns)	(kΩ)	1		ian out	
-11,5 to -13,5	+11,5to+13,5 +12,5to+13,5	> 250	< 725	< 800	6,8	3,0	10	1	4
-12,5 to -13,5	+12,5to+13,5	> 200	< 725	< 750	6,8	3,0	10	1	-
		<b>A</b>							

## OUTPUT BUFFER DESCRIPTION (continued)

# d. MOS interface





V <sub>P1</sub>	v <sub>P0</sub>	V <sub>P2</sub>	t <sub>ARH</sub>	tac	cycle	R1	C1
(V)	(V)	(V)	(ns)	(ns)	time (ns)	<b>(</b> kΩ)	(pF)
-23,0 to -27,0	0	0	>250	< 825	< 900	12	10

# =

#### INPUT INTERFACE

Inputs A $_1$  to A $_9$ , output inhibit C and address READ AR all have internal pull-up resistors to make them compatible with bipolar (TTL and DTL) circuits without requiring any additional components.

In the typical TTL-to-MOS interface shown below,  $V_{P1}$  is biased to -12 V,

 $V_{P0}$  to +12 V, and the TTL gates to +5 V and ground. A TTL HIGH level at the gate input results in a MOS LOW level at the ROM input. When a TTL LOW level is initiated, the internal resistor  $R_{\rm i}$  provides pull-up for the voltage rise of the TTL output. The external resistor  $R_{\rm S}$  is for the purpose of improving rise time only. The gate can be any TTL device with 15 V output rating.

ROM input rise and fall times are dependent upon the total input capacitive load and the impedance of the TTL driving circuit during turn-off and turn-on respectively.


The rise time required for a 0 to 10 V transition is about 2 RC. Because of the relatively high value of  $R_{\rm i}$  (35 k $\!\Omega$  max.), the rise time may approach 700 ns for a 10 pF load; to increase the speed at the input, shunt  $R_{\rm i}$  with an external resistor.

Since 
$$t_{ARLH} = 2 R_t C_i = 2 \left( \frac{R_i R_s}{R_i + R_s} \right) C_i$$


For a 50 ns rise time,  $R_t$  would equal 2,5 kΩ, so  $R_S = 2.8$  kΩ.

The fall time is given by  $t_{ARHL} \approx \text{Ci-V}_p/I_{sink}, \text{ where } I_{sink} \text{ is 50 to 100 mA for the FJ family types, and } V_p \text{ is the voltage transition. The values of } R_i \text{ and } R_s \text{ are not significant in the determination of fall time.}$ 


Assume the rise time of 700 ns to be as derived above for the address inputs. Allow 300 ns for the period  $t\ell_A+t_{hA}+t_{ARHL}$ . This indicates that for operating at cycle times greater than 1  $\mu s$  with a new address available immediately after  $t_{hA}$ , no additional components are required at the input circuit. For operating at cycle times faster than 1  $\mu s$ , the shunt resistor  $R_S$  is required.



#### APPLICATION INFORMATION





This circuit can be used to obtain NRZ outputs




For this example, data stored in address during periods  $n,\ n+1$  and n+2 have been arbitrarily to be "1", "0", "1" respectively.


#### TYPICAL PERFORMANCE








#### TYPICAL PERFORMANCE (continued)



## Test circuit:



#### PROCEDURE FOR ORDERING A SPECIAL BIT PATTERN

To ensure accuracy when ordering a special bit pattern for a Read Only Memory (ROM) mask, customers should make use of the form on page 17. Eight forms are needed for 512 word memories. The completed forms enable us to transfer any desired bit pattern into a standard ROM without error. After receipt of the forms our procedure is as follows:

- 1. An IBM card is punched for each row of each sheet of the form. (If he prefers to do so, the customer may punch his own cards and supply them to us, provided their format is identical with that of the forms).
- 2. The punched cards are incorporated in a computer program that originates the following:
  - a duplicate of the ordered bit pattern, for verification.
  - a control tape for programming final electrical testing of the customer's ROM.
  - a control tape embodying the ordered pattern of ones and zeros to govern the movement of the automatic plotter used in mask making.
- 3. The computer print-out is checked against the original order forms; a copy is also sent to the customer for his verification and signature.
- 4. Upon receipts of the customer's signed verification, full scale masks embodying the desired pattern are made and the unique type number suffix is assigned.

#### Instruction for completing the forms

A. Customer block: ON EACH FORM

Enter Name, Date and Authorized Signature in the spaces provided.

1. The ADDRESS INPUTS and CONTENTS

Each page of the ROM Bit Pattern Form is laid-out for 64 consecutive words; 16 in each of the four columns (00, 01, 10 and 11).

- B. Address inputs
  - a) There are nine Address Inputs; the right-hand bit is always bit 1 and is the least significant bit; the left-hand bit is 9, it is the most significant. The Address Input leads on the ROM package are labelled A<sub>1</sub>, A<sub>2</sub>, etc., to correspond.
  - b) The states of bits 1 to 4 are listed consecutively down the page. The state of bits 5 and 6 are at the head of each of four output columns. The Address Input of 64 consecutive words are thus uniquely specified on each page.
  - c) Bit 7, 8, and 9 (or bits 7 and 8 only, for 256 word memories) specify sets of memory locations, 1 set of 64 words per page. These spaces should be filled by the customer using a consecutive full binary code. The first position on page 1 of your specification should be three (or two) zeros. 1)
    - Memories of 256 words need 4 pages, of specifications.
  - d) Only ones(1 = "OFF")or zeros (0 = "ON") should be used in completing the form except where, a column is unused and is, therefore, left blank.

p.t.o.

<sup>&</sup>lt;sup>1</sup>) See example on page 17


#### PROCEDURE FOR ORDERING A SPECIAL BIT PATTERN (continued)

#### 2. Contents (data outputs)

- a) Each column has provision for words of 10 bits numbered 1 to 10, bit 1 is always the right-hand bit. The output leads of the ROM package are labelled  $Q_1$ ,  $Q_2$ , etc., to correspond.
- b) The requisite bit pattern should be inserted under headings 1 to 10 using only ones(1="OFF")and zeros (0="ON"), except where a column is unused and is, therefore, left blank.

#### 3. Authorized signature

Having completed the bit pattern, the customer should check that the forms are numbered, dated, and signed, as they constitute formal evidence of his request. In the event that the customer provides his own punched cards the signature on the computer duplicate will serve as formal evidence.




Note: 1 = "OFF"; 0 = "ON"




The FD family is a series of complex monolithic integrated circuits utilizing MOS P-channel enchancement mode technology.

# STATIC CHARACTER GENERATOR HIGH RESOLUTION UPPER CASE

 $(7 \times 9 \text{ dot matrix; row scan system})$ 





 $P_{\mbox{\scriptsize 0}}$  and metal lid on bottom of the package are connected

24	23	22	21	20	19	18	17	16	15	14	13
P <sub>2</sub>	Q <sub>1</sub>	$Q_2$	$\sigma^3$	04	Q <sub>5</sub>	Q <sub>6</sub>	Q <sub>7</sub>	α <sub>8</sub>	Q <sub>9</sub>	Q <sub>10</sub>	С
Þ				F	DR1	46BZ	1				
1 -											
• P <sub>0</sub>	Α1	A <sub>2</sub>	A <sub>3</sub>	A <sub>4</sub>	A <sub>5</sub>	A <sub>6</sub>	AR	P <sub>1</sub>	<b>A</b> 7	AB	Ag

QUICK REFERENCE DATA								
Read access time	tac	max.	725	ns				
Supply voltage	$v_{P1}$	-24 to	-28	V				
Power dissipation	$P_{tot}$	typ.	300	mW				
D.C. noise margin	$M_H,M_L$	>	1	V				
Operating ambient temperature	$T_{amb}$	-55 to	+85	$^{\rm o}{ m C}$				

#### **PACKAGE OUTLINE**

FDR146Z1. : 24 lead metal ceramic dual in-line (See General Section)

FDR146BZ1.: 24 lead plastic dual in-line (See General Section)

## FDR146Z1 FDR146BZ1

# FD family

#### GENERAL DESCRIPTION

The FDR146(B)Z1 is a pre-programmed version of the FDR146(B)Z and contains 64 ASCII encoded symbols.

Each high resolution character is a  $7 \times 9$  dot matrix organized for column scanning (7 columns with 9 parallel output lines).

The input code is 6-bit ASCII. The 3-bit column code is internally decoded on the chip. Access times of 725 ns or better are achievable by utilizing the appropriate output configuration.

**RATINGS** 

CHARACTERISTICS

**OUTPUT BUFFER DESCRIPTION** 

For this information see data sheets of FDR146(B)Z



#### CHARACTER GENERATOR ORGANIZATION

The FDR 146(B)Z1 is primarily intended for generation of high resolution character fonts for vertical scan displays.

Each 63 bit character is composed of 7 distinct 9-bit columns. One of the 64 characters is selected by a 6-bit address applied to inputs A5, A6, A7, A8, A9 and A1 corresponding to the ASCII code bits b6 to b1 respectively.

The particular 9-bit column is determined by the 3-bit address applied to address inputs A<sub>2</sub>, A<sub>3</sub> and A<sub>4</sub> (column SELECT inputs).

After seven successive column addresses, the entire character is completed. The  $7 \times 9$  font is fitted to an  $8 \times 10$  matrix, with column address 000 programmed with all zeros to provide character space and line space. Other usefull applications include a low speed horizontal scan usage (as in line printers) requiring high resolution. The technique involved to rotate the character is illustrated in the APPLICATION INFORMATION on page 5.

#### Example

In this example, with the ASCII character address fixed, the column select inputs are sequentially altered to produce one complete character of 8 successive columns. After 8 sequential binary column select iterations, the character address is changed and the column select procedure repeated.

All the 0 column select input addresses produce a space column.

Column A <sub>2</sub> SELECT A <sub>3</sub> inputs A <sub>4</sub>	$\begin{array}{c} 01010101\\ 00110011\\ 00001111 \end{array}$		$\begin{array}{c} 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \\ 0 \ 0 \ 1 \ 1 \ 0 \ 0 \ 1 \ 1 \\ 0 \ 0 \ 0 \ 0 \ 1 \ 1 \ 1 \end{array}$		$\begin{array}{c} 0 \ 1 \ 0 \ 1 \ 0 \ 1 \ 0 \ 1 \\ 0 \ 0 \ 1 \ 1 \ 0 \ 0 \ 1 \ 1 \\ 0 \ 0 \ 0 \ 0 \ 1 \ 1 \ 1 \ 1 \end{array}$	
ASCII character address for "R" applied to b6 to b1 010010	column  01234567  1111110  01000001  01000001  01111110  01000001  011000000	ASCII character address for "O" applied to b6 to b1 001111	column  0 1 2 3 4 5 6 7                       0 0 0 1 1 1 0 0  0 1 0 0 0 0 0 1  0 1 0 0 0 0	ASCII character address for "M" applied to b6 to b1 001101	column  0 1 2 3 4 5 6 7  1 1 1 1 1 1 1 1 1  0 1 1 0 1 0 1  0 1 0 0 1 1 0 0 1  0 1 0 0 0 0	row



### CHARACTER FONT AND INPUT CODE

				,					
ı	ASCII NPUT DDRESS	b3b2b1 <b>000</b>	001	010	011	100	101	110	111
	b <sub>6</sub> b <sub>5</sub> b <sub>4</sub> 000								
	001								
	010								
	011		****						C*02490
	100			888			70	Ŝ.	a de la companya de
	101					.3	<b>C S S S S</b>	•	george of the same
	110		4			4		6	7
	111			*	å	<	65860 66860	>	?



#### APPLICATION INFORMATION

#### Vertical column scanning (see circuit on page 6)

At a given ROM input address (an ASCII code plus the column code) nine parallel bits are detected, representing one column of a character. Depending upon the application, the entire column may be displayed at once, or as in the case of  $\mathbf{Z}$  axis modulation of a single beam, it is necessary to convert the nine parallel bits to a single train of serial bits.


The "two resistor" interface is only one of several interface techniques that may be employed (see also FDR146(B)Z data sheet).

#### Low speed horizontal row scanning (see circuit on page 7)

For applications such as electronic printing in line increments this technique will rotate a pre-programmed vertical scan character font to one with a horizontal scan orientation. Essentially, the roles of the dot rate and the row rate have been interchanged. Again, the "two resistor" interface is only one of several interface techniques that may be employed.


For any given ROM address, only one bit is detected and is in the row determined by the state of the counter. To generate one complete row of information, the row counter holds while the dot counter scans the full row. This scan is repeated for each of the ten rows to generate a complete character. The scan time for one row is increased by the time required to address eight dot rows. Thus, for a device with a 700 ns cycle time, it would require  $5.6\,\mu s$  to complete the row of that character, which is the upper limit for this technique. The outputs of the gates are wired-OR, to provide one line out and to eliminate the parallel-to-serial shift register.





Vertical column scanning (see page 5)







The FD family is a series of complex monolithic integrated circuits utilizing MOS P-channel enchancement mode technology.

# STATIC CHARACTER GENERATOR UPPER AND LOWER CASE

 $(5 \times 7 \text{ dot matrix; row scan system})$ 





 $\mathbf{P}_0$  and metal lid on bottom of the package are connected

24	23	22	21	20	19	18	17	16	15	14	13
P <sub>2</sub>	Q <sub>1</sub>	Q2	Q³	Q <sub>4</sub>	<b>Q</b> 5	Q <sub>6</sub>	Q7	G <sup>8</sup>	15 Q <sub>9</sub>	Q <sub>10</sub>	С
Þ.	FDR146BZ2										
•P0	A <sub>1</sub>	A <sub>2</sub>	$A_3$	A <sub>4</sub>	A <sub>5</sub>	A6	AR	P <sub>1</sub>	A7	A <sub>8</sub>	Ag
1	2	3	4	5	6	7	8	9	10	11	12

QUICK REFERENCE DATA								
Read access time	t <sub>ac</sub>	max.	725	ns				
Supply voltage	$v_{Pl}$	-24 to	-28	V				
Power dissipation	$P_{tot}$	typ.	300	mW				
D.C. noise margin	$M_H$ , $M_L$	>	1	V				
Operating ambient temperature	$^{\mathrm{T}}_{\mathrm{amb}}$	-55 to	+85	$^{\mathrm{o}}\mathrm{C}$				

#### PACKAGE OUTLINE

FDR 146Z2. : 24 lead metal ceramic dual in-line (See General Section)

FDR 146BZ2.: 24 lead plastic dual in-line (See General Section)

#### GENERAL DESCRIPTION

The FDR 146(B) Z2 is a pre-programmed version of the FDR146Z and intended for use as character generator in 5 x 7 dot matrix displays, where the full 7-bit ASCII character set is required.

 $128\,$  characters are stored in the FDR 146(B) Z2, viz. the upper and lower case characters and a pictorial representation of the control codes.

The character generator is organized for row scan, i.e. when a 7-bit ASCII code and a 3-bit row code is applied, the five bits belonging to one horizontal row of the character font appear at the outputs.

Access times of 725 ns or better are achievable by utilizing the appropriate output configuration.

RATINGS


CHARACTERISTICS

OUTPUT BUFFER DESCRIPTION

For this information see data

sheets of FDR 146(B)Z

CHARACTER FONT AND INPUT CODE





### APPLICATION INFORMATION

To use the FDR 146(B) Z2 as a character generator the ASCII code of the character to be displayed should be applied to the inputs A<sub>4</sub> to A<sub>9</sub> with the following correspondence:

ASCII bit	address input
b <sub>1</sub>	A 4
$^{\mathrm{b}_2}_{\mathrm{b}_3}$	A5 A6
<sup>b</sup> 4 b5 b6	A <sub>7</sub> A <sub>8</sub>
b <sub>6</sub>	A9

Negative logic is assumed for the inputs (HIGH = 0; LOW = 1).

ASCII bit b7 must be used to select between the outputs Q1 to Q5 or Q6 to Q10 (See example on page 5).

The row select code should be applied to the inputs  $\mathrm{A}_1$  to  $\mathrm{A}_3$  ( $\mathrm{A}_1$  being the least significant bit).

The characters are stored in rows 1 to 7, row 0 contains blanks (see example below).

The figure on page 5 shows the block diagram of a character generator system incorporating a "descender" circuit, with which the lower case g, j, p, q and y can be lowered two rows. For this purpose an adder circuit is inserted between the row counter and the READ ONLY MEMORIES.

When a lower case g, j, p, q or y is detected a binary 2 is subtracted from the row number (actually the binary number 14 is added), which causes the character to be displayed two rows lower.


The output  $\Sigma$  3 of the adder is used to blank all outputs in order to avoid a repeated display of the character during rows 9 and 10 in the "normal" position, or during rows 0 and 1 in the "descended" position.

ROW SELECT	ASCII CHARACTER ADDRESS FOR A	ASCII CHARACTER ADDRESS FOR b	ASCII CHARACTER ADDRESS FOR C	ASCII CHARACTER ADDRESS FOR D
A <sub>3</sub> ,A <sub>2</sub> ,A <sub>1</sub>	b7 to b1	b7 to b1	b7 to b1	b7 to b1
	1000001	1100010	1100011	1000100
0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 1 1 1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 — 1 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 1 0 0 0 0 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 1

In this example, with the row select input address fixed, the ASCII character addresses are sequentially altered to produce one line of four different characters, left to right. After 8 sequential binary row select iterations, using the same character address sequence, the complete row of characters is formed, including a space line.



# APPLICATION INFORMATION (continued)




 $b_7 = logic LOW$ , selects  $Q_6$  to  $Q_{10}$ 

Block diagram of 128ASCII symbol character generator

### Note:


With a separate additional input on the counter, one could also utilize any of the characters as subscripts.





=

The FD family is a series of complex monolithic integrated circuits utilizing MOS P-channel enhancement mode technology.

# STATIC READ ONLY MEMORY, 2048 WORDS, 8 BITS PER WORD







P<sub>2</sub> and metal lid on bottom of the package are connected

QUICK REFERENCE DATA							
Read access time	t <sub>ac</sub>	<.	1, 2	μs			
Supply voltages	${f v_{P1}} {f v_{P2}}$		0 - 12, 6 0 + 5, 25	V V			
Power dissipation per bit at $V_{P1}$ = -12 $V$	$P_{tot}$	typ.	32	$\mu W$			
Ambient temperature	T <sub>amb</sub>		0 to +70	оС			

#### PACKAGE OUTLINE

FDR151Z.. : 24 lead metal ceramic dual in-line (See General Section)

FDR151BZ..: 24 lead plastic dual in-line (See General Section)

#### GENERAL DESCRIPTION

The FDR151(B)Z is a monolithic 16 384-bit, static operated, READ-only memory utilizing low voltage MOS enhancement mode P-channel technology.

When the address is read into the ROM, all outputs appear and remain in a steady state until a new address is read. Full address decoding is performed on chip. The 16 384 bits are organized as 2048 addresses with 8 output lines; its size enhances usage in any high density, fixed memory application such as logic function generation or micro-programming. The organization can also be considered as 128 8 x 16 matrices, particularly suitable for high resolution character generation. Programming of the device is accomplished via the use of one custom mask during fabrication.

Internal resistors at the input provide pull-up for direct TTL compatibility.

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages on all data inputs, clock inputs

and supply terminals		+0, 25 t	o <b>-</b> 18	V
Power dissipation at $T_{amb} = 25$ $^{o}C$	$P_{tot}$	max.	1, 25	W
Operating ambient temperature	$T_{amb}$	0 t	o +70	<sup>o</sup> C
Junction temperature	$T_{\mathbf{j}}$	max.	150	$^{\mathrm{o}}\mathrm{C}$
Storage temperature	${ m T_{stg}}$	-65 to	+150	$^{\mathrm{o}}\mathrm{C}$

#### THERMAL RESISTANCE


From junction to ambient R<sub>th j-a</sub> = 100 °C/W



**CHARACTERISTICS** at  $T_{amb}$  = 0 to +70  $^{o}$ C;  $V_{P1}$  = -11, 4 to -12, 6 V;  $V_{P2}$  = +4,75 to 5,25 V

	amb	-, 11			F2
	Symbol	min.	typ.	max.	conditions
Drive requirements					
Supply currents	I <sub>P1</sub> I <sub>P2</sub>	- -	-22 22	-30 mA	$ \begin{cases} v_{P1} = -12, 6 \text{ V}; \\ v_{P2} = +5, 25 \text{ V} \end{cases} $
Logic levels address read input HIGH (see note 1) LOW	V <sub>ARH</sub> V <sub>AR</sub> L	V <sub>P2</sub> -1,5 V <sub>P2</sub> -17	-	V <sub>P2</sub> V +0, 6 V	. 12
address input HIGH (see note 1) LOW	V <sub>AH</sub> V <sub>AL</sub>	V <sub>P2</sub> -1,5 V <sub>P2</sub> -17	-	V <sub>P2</sub> V +0, 6 V	
output enable HIGH (see note 1) LOW	V <sub>QEH</sub> V <sub>QEL</sub>	V <sub>P2</sub> -1,5 V <sub>P2</sub> -17	<u>-</u>	V <sub>P2</sub> V +0, 6 V	
Timing information					
Address read times pulse duration rise time fall time	<sup>t</sup> ARL <sup>t</sup> ARLH <sup>t</sup> ARHL	0, 95 - -	- - -	100 µs 100 ns 100 ns	See timing diagram
Address lead time Address hold time Read cycle time Read access time Propagation delay Output reset delay	t l A thA tRC tac tpd tpdOR	500 200 - - - 200	-	- ns - ns 1700 ns 1225 ns 700 ns 800 ns	on page 4 and glossary of terms on page 5
Electrical data					
Output logic levels HIGH LOW HIGH	V <sub>QH</sub> V <sub>QL</sub>	2, 5	- - -	- V 0, 4 V -1, 5 V	TTL interface;   I <sub>sink</sub> ≤ 1,6 mA   MOS interface;   12 kΩto -17 V;
LOW	V <sub>QL</sub>	-10		- V	$V_{P2} = 0; V_{P1} = -17 \text{ V}$
Address input capacitance	CA	-	3,5	4 pF	0 V bias; f = 1 MHz
Address read input capacitance	C <sub>AR</sub>	-	4	4,5 pF	0 V bias; f = 1 MHz
Address,output enable address read input resistance	R <sub>A</sub> ; R <sub>QE</sub> ;	3	-	9 kΩ	from input to P <sub>2</sub>
Output capacitance	$c_Q$	-	3,5	4,5 pF	0 V bias; f = 1 MHz

 $<sup>^{1}</sup>$ ) Direct compatibility for TTL logic "1" (HIGH state) output voltage levels is provided by internal pull-up resistors connected to  $P_{2}$ .



#### GLOSSARY OF TERMS (see page 4)

1. Address read pulse duration: tari

The time for which the address read pulse is LOW.

2. Address read pulse rise time: tARLH

The time between the 0,6 V and 3,5 V voltage points as the address read pulse goes from LOW to HIGH.

3. Address read pulse fall time: t<sub>ARHI</sub>.

The time between the  $3,5~\mathrm{V}$  and  $0,6~\mathrm{V}$  voltage points as the address read pulse goes from HIGH to LOW.

4. Propagation delay: tpd

The time between completion of the AR pulse until the output becomes valid.

5. Read cycle time: tRC

The read cycle time is the period between successive address read (AR) pulses. The minimum cycle time is determined by the sum of the AR pulse width, propagation delay, and the rise and the fall times of the AR pulse.

 $t_{ARLmin} + t_{pdmax} + t_{ARHL} + t_{ARLH}$ , where  $t_{ARHL} + t_{ARLH} = 50$  ns.

Read access time: t<sub>ac</sub>

The time required for the output to become valid after the address has become valid. The access time is defined as:  $t_{\ell Amin} + t_{pdmax} + t_{ARLH}$ , where  $t_{ARLH} = 25$  ns.

7. Address lead time: t<sub>0</sub>A

The minimum time required for the address input to the valid prior to the rising edge of the AR pulse.

8. Address hold time: thA

The minimum time required for the address input to remain valid after the rising edge of the AR pulse.

9. Output reset delay: tpdOR

After the AR pulse reaches LOW, the time that elapses before the output reaches its logic "1" state.


#### Note

Entry of data is caused by the rising edge (from LOW to HIGH) of the address read (AR) pulse, provided a valid, unchanging address is present throughout the period "address valid".




### FD family

#### TYPICAL PERFORMANCE




Power dissipation versus supply voltage



Variation of input resistance with temperature

### **OUTPUT BUFFER DESCRIPTION**

1. Single resistor TTL interface



V <sub>P1</sub>	V <sub>P2</sub>	t <sub>AR</sub> L	t <sub>ac</sub>	cycle time	R1	load C1	TTL fan -out
(V)	(V)	(ns)	(µs)	(µs)	(kΩ)	(pF)	Tun Out
-11,4 to -12,6	+4,75 to +5,25	> 950	< 1,22	< 1,70	6,8	15	1




### FDR151Z FDR151BZ

## FD family

### **OUTPUT BUFFER DESCRIPTION (continued)**

### 2. MOS interface





V <sub>P1</sub>	V <sub>P2</sub>	t <sub>ARL</sub>	tac	cycle time	R1	C1
(V)	(V)	(ns)	(µs)	(µs)	(kΩ)	(pF)
-16, 2 to -17, 9	0	> 950	< 1, 22	< 1,70	12	10

#### PROCEDURE FOR ORDERING A SPECIAL BIT PATTERN

To order the FDR151(B)Z.. with a special bit pattern, customers should make use of a deck of 128 standard 80-column computer cards. The punched cards will enable us to transfer any desired bit pattern into a standard ROM without error.

After receipt of the cards our procedure is as follows:

- The punched cards are incorporated in a computer program that originates the following:
  - a matching print-out for pattern verification
  - a full scale plot of all ones and zeros for custom mask generation
  - a control tape for programming final electrical testing of the customer's ROM.
- 2. The computer print-out is checked against the original cards submitted; a copy is also sent to the customer for his verification and signature.
- 3. Upon receipt of the customer's signed verification, full scale masks embodying the desired pattern are made.

#### Instruction for completing the cards

For this very large Read Only Memory the data to be stored in the ROM is submitted by means of computer cards in order to avoid any hand transfer of large patterns.

To reduce the number of cards to be handled, information is recorded in octal notation.

The required punching format is described below. All addresses must be included with their outputs defined. That is, no assumptions are made regarding the bit configurations of undefined outputs. Therefore the customer must submit cards defining the entire ROM contents, even though part or portions of the ROM may be unused (zeros).

#### DATA CARD FORMAT

#### 1. The ADDRESS INPUTS and CONTENTS (outputs)

Each card of the ROM bit pattern card-deck is used for 16 consecutive output-words preceded by an initial address (see below).

#### 1A. Address inputs

- a. There are eleven address inputs  $A_1$  to  $A_{11}$ :  $A_1$  corresponds to the least significant bit of the binary address code and  $A_{11}$  to the most significant.
- b. In converting binary to octal, bear in mind that the least significant octal digit corresponds to address inputs  $A_3$   $A_2$   $A_1$ , and the most significant to inputs  $A_{11}$   $A_{10}$ ; e.g.

	address inputs										
	$A_{11}$	$A_{10}$	A9	$A_8$	A7	A <sub>6</sub>	$A_5$	$A_4$	A3	$A_2$	$A_1$
binary	1	0	0	1	0	0	1	1	1	1	0
octal	2	2		2			3			6	

Thus 2236 is the 4-digit octal number representing the input address 10010011110.



### FDR151Z FDR151BZ

### FD family

### → PROCEDURE FOR ORDERING A SPECIAL BIT PATTERN (continued)

### 1B. Contents (data output)

- a. There are eight outputs  $\mathsf{Q}_1$  to  $\mathsf{Q}_8 \colon \mathsf{Q}_1$  corresponds to the right-hand bit.
- b. In converting the desired outputs to octal notation, take care that outputs  $Q_3 \ Q_2 \ Q_1$  correspond to the least significant octal digit, and outputs  $Q_8 \ Q_7$  to the most significant; e.g.

	outputs							
	Q8	Q7	Q <sub>6</sub>	$Q_5$	$Q_4$	Q3	$Q_2$	$Q_1$
binary	0	1	1	0	1	0	0	1
octal		1		5		1	1	

Thus 151 is the 3-digit octal number representing the output contents 01101001.

#### 2. Card punching

Each card is to be punched as follows:

card column No.	card contents
1 - 4	Punch a 4-digit octal number representing the input address for the first of the 16 output words appearing on this card. This is the initial address.
5 - 7	Punch a 3-digit octal number representing the outputs for the initial address.
8 - 10	Punch a 3-digit octal number representing the outputs for the initial address + 1.
11 - 13	Punch a 3-digit octal number representing the outputs for the initial address + 2.
50 - 52	Punch a 3-digit octal number representing the outputs for the initial address +15.
70 - 79	The unique number assigned to this ROM pattern (obtainable from the local Philips representative). The customer may punch this number into the card or leave these columns blank, to be punched later by the manufacturer.



### FD family


#### PROCEDURE FOR ORDERING A SPECIAL BIT PATTERN (continued)

Each card, therefore, carries the initial input address (in octal) for the 16 output words contained on that card, the 16 output words themselves (in octal) and possibly the unique ROM number.

Cards must be provided for all possible sequential locations (blocks of 16).

The 2048 word ROM FDR151(B)Z.. therefore requires 128 cards, with all 16 output words defined on each card.

Below an example of the first, second and last card of a deck.







# MOS FE family


FEJ271B FEY101B quadruple decade COUNTER/REGISTER analogue/digital CONVERTER logic



	`	

The FE family is a series of monolithic integrated circuits utilizing MOS P-channel enhancement mode technology.

### QUADRUPLE DECADE COUNTER/REGISTER



QUICK REFERENCE DATA					
Supply voltage	$v_{N}$		$-24 \pm 1, 5$	V	
Operating ambient temperature	$T_{amb}$		0 to +75	°C	
Maximum operating frequency	f		1	MHz	
Power consumption	$P_{tot}$	typ.	140	mW	

PACKAGE OUTLINE 16 lead plastic dual in-line (type A) (See General Section)

#### GENERAL DESCRIPTION

The FEJ271B consists of four cascaded decade counters, together with buffer registers and multiplexing circuitry for driving a digit-serial display unit.

The data outputs  $Q_A$  to  $Q_D$  show the contents of one of the four buffer registers in BCD code, and are designed to drive a TTL numerical indicator tube (N.I.T.) driver directly (e.g. the F]L101/7441A).


The scanning frequency is determined by input  $T_3$  and can be matched to the requirements of a specific output system.

The outputs  $Q_0$  to  $Q_3$  give a continuous indication of which decade is connected to the data outputs; they are designed to drive the anode selection switch of a numerical indicator tube.

In order to increase the count capability beyond 4 decades, additional FEJ271B circuits can be connected in cascade. For this purpose the circuit is equipped with a carry output which can be connected to  $\mathbf{T}_1$  (count) input of the next FEJ271B in the cascade. The input  $\mathbf{T}_3$  also acts as a chip select input, causing the outputs  $\mathbf{Q}_0$  to  $\mathbf{Q}_3$  to become HIGH, and allowing the data outputs  $\mathbf{Q}_A$  to  $\mathbf{Q}_D$  to be wire-OR-ed with the data outputs of other circuits.

November 1973

#### LOGIC DIAGRAM



#### **PINNING**

- 1.  $\phi$  : ground
- 2.  $T_1$ : count input
- 3. N<sub>1</sub>: supply voltage
- 4.  $Q_D$ : data output D
- 5. Q<sub>C</sub>: data output C
- 6.  $Q_B$ : data output B
- 7.  $Q_A$ : data output A
- 8.  $N_2$ : supply voltage ( $V_{logic}$ )

- 9. Q<sub>T</sub>: carry output
- 10. T<sub>3</sub>: scan control
- 11. Q<sub>3</sub>: scan output
- 12. Q2: scan output
- 13.  $Q_1$ : scan output
- 14. Q<sub>0</sub>: scan output
- 15. T<sub>2</sub>: transfer input
- 16. R : reset input

#### **FUNCTIONAL DESCRIPTION**

T<sub>1</sub> Count input

The counter changes state at the HIGH to LOW transition of the count pulse.

R Reset input

When R is LOW, all decades are reset to the "0" position, count input inhibited.

T<sub>2</sub> Transfer pulse input

When  $T_2$  is LOW, the buffer registers will follow the decade counters. When  $T_2$  is HIGH, the outputs of the buffer registers remain unchanged.

 $T_{\mathfrak{F}}$  Scan counter input/chip select input.

This input drives the scan counter, which triggers at the positive going edge of a  $\mathbf{T}_3$  pulse. By stepping the scan counter, the contents of the four buffer registers are subsequently passed to the data outputs.

Moreover, when  $T_3$  is HIGH, all data and scan outputs become HIGH, thus allowing for co-operation of more FEJ271B circuits.

 $Q_A \, \text{to} \, Q_D$  Data outputs

These are current-sink type outputs with resistive pull-up. They show the contents of the buffer register selected by the scan counter in positive BCD code.  $Q_{\dot{A}}$  represents the least significant bit,  $Q_{\dot{D}}$  the most significant. The open circuit HIGH output voltage is zero, the open circuit LOW output

The open circuit HIGH output voltage is zero, the open circuit LOW output voltage is  $V_{\rm N2}$ .

The data outputs can directly drive a DTL/TTL decoder/N.I.T. driver and can be wire-OR-ed with the data output of other FEJ271B circuits.

 $\mathsf{Q}_0\,\mathsf{to}\,\mathsf{Q}_3\quad\mathsf{Scan}\,\,\mathsf{outputs}$ 

These outputs show at each moment which buffer register is connected to the data outputs, in a 1 out of 4 code (one output LOW, the others HIGH).  $\mathsf{Q}_0$  represents the least significant decade,  $\mathsf{Q}_3$  the most most significant.

They are open drain current source type outputs.

Scanning sequence:  $Q_3 \longrightarrow Q_2 \longrightarrow Q_1$ 

Q<sub>T</sub> Carry output

This output is able to drive the  $\mathrm{T}_1$  input of another FEJ271B. The output is HIGH when the most significant decade is in position 8 or higher, and LOW in all other cases.

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC134).

+0,3 to -27 V Voltage of all pins with respect to pin 1 (ground) Data output current A (pin 7) +5 to -0, 1 mA $I_{OA}$ Data output currents B, C, and D (pins 6, 5 and 4)  $I_{QB}, I_{QC}, I_{QD} +2,5 \text{ to } -0,1 \quad mA$  $I_{Q0}, I_{Q1}, I_{Q2}, I_{Q3} = 0 \text{ to } -5 \text{ mA}$ Scan output currents (pins 14, 13, 12 and 11)  $P_{\mathsf{Q}}$ 130 mW Power dissipation in output stages max. 0 to +75  $^{\circ}$ C Operating ambient temperature  $T_{amb}$  $T_{stg}$  $-65 \text{ to } +125 \text{ }^{\circ}\text{C}$ Storage temperature

**CHARACTERISTICS** at  $V_{N1}$  = -24 ± 1,5 V;  $V_{N2}$  = -4,75 to -5,25 V;  $T_{amb}$  = 0 to +75  $^{o}C$ 

	Symbol		Conditions and references
Electrical data			
Input voltage HIGH pins 2, 10, 15 and 16	V <sub>IH</sub>	> -1,5 V	
Input voltage LOW pins 2.10,16 pin 15	V <sub>IL</sub>	< -9,0 V < -14 V	
Input leakage current	- I <sub>I</sub>	< 10 μΑ	$V_{I} = -10 \text{ V}$
Input capacitance	CI	< 10 pF	
Scan output currents stage selected	-I <sub>Q</sub>	< 20 μΑ	open circuit drain I <sub>out</sub> (off at -20 V
stage not selected	-I <sub>Q</sub>	> 1 mA	open drain conducting I <sub>out (on)</sub> at -1 V
Data output voltage LOW pins 4,5,6 and 7	$v_{QL}$	< 0,4 V	∫ with respect to pin 8 at I <sub>Q</sub> Lmin
Data output current LOW pin 7 pins 4,5 and 6	I <sub>QL</sub> I <sub>QL</sub>	> 3,2 mA > 1,6 mA	$V_{QL} = V_{N2} + 0.4 \text{ V}$ $V_{QL} = V_{N2} + 0.4 \text{ V}$
Data output voltage HIGH pins 4,5,6 and 7	$v_{QH}$	> -2,3 V	at -I <sub>QHmax</sub>
Data output current HIGH pin 7 pins 4.5 and 6	-I <sub>QH</sub> -I <sub>QH</sub>	< 80 μA < 40 μA	$rac{1}{2}$ at $V_{QH} = -2, 3 \text{ V}$
Data output   leakage currents	-I <sub>Q</sub> I <sub>Q</sub>	< 6 μA < 6 μA	at -5, 25 V; $T_3 = HIGH$ at 0 V; $T_3 = HIGH$

### CHARACTERISTICS (continued)


	Symbol		Conditions and references
Electrical data (continued)			
Carry output voltage HIGH	$v_{QH}$	> -1,5 V	at $-I_{QH} = 150  \mu A$
Carry output voltage LOW	V <sub>QL</sub>	< -10 V	I <sub>QL</sub> = 10 μA
Supply data	`		•
Supply currents	-I <sub>N1</sub>	typ. 6,5 mA < 10 mA	
	-I <sub>N2</sub>	see note	
Dynamic data			
Count input pulse duration rise time fall time	t <sub>T1</sub>	> 0,25 μs < 1 ms < 1 ms	at 50% level 10% to 90%
Reset input pulse duration rise time fall time	t <sub>R</sub> t <sub>r</sub> t <sub>f</sub>	> 2 µs < 1 ms < 1 ms	at 50% level
Transfer input pulse duration	t <sub>T2</sub>	> 2 µs	at 50% level
Scan control input pulse duration	t <sub>T3</sub>	> 2 µs	at 50% level
Counting rate	f	0 to 1 MHz	
Scan clock input frequency	f	0 to 150 kHz	

### Note

 $<sup>-</sup>I_{\mbox{\scriptsize N2}}$  is sum of data output currents


#### APPLICATION INFORMATION

A complete quadruple decade counter including display



The FE family is a series of monolithic integrated circuits utilizing MOS P-channel enhancement mode technology.

### ANALOGUE/DIGITAL CONVERTER LOGIC



QUICK REFEREN	NCE DATA	
Supply voltage	$V_{N} = -24 \pm 1,3$	5 V
Operating ambient temperature	$T_{amb}$ 0 to +75	5 °C
Measuring range	± 2000	div.
Sampling time	0, 2 to 4	4 s
Automatic polarity detection		
Power consumption	P <sub>tot</sub> typ. 130	) mW

PACKAGE OUTLINE 16 lead plastic dual in-line (type A) (See General Section)

#### GENERAL DESCRIPTION

The FEY101B contains the logic parts of an integrated A/D type converter, designed for use in economic digital voltmeter systems.

It is intended to be used in combination with the FEJ271B (quadruple decade counter/register), an operational amplifier, a decoder/driver and some discrete components (see application information on pages 7, 8 and 9).

The output of the FEY101B is a serial type. The number of output pulses during a measuring period (between two transfer/reset pulses) is linearly proportional to the voltage measured.


The relationship between the number of output pulses (n), and the input voltage  $(V_i)$  is as follows:

$$n = |V_i| \cdot \frac{2046}{V_{ref}}$$

If  $V_{\mbox{ref}}$  is chosen as 2046 mV or 204,6 mV, each output pulse then represents 1,0 mV or 0,1 mV respectively.

The circuit also gives an indication of the polarity of  $V_{i^{\star}}$ 

### LOGIC DIAGRAM



### **PINNING**

- 1.  $\phi$  : ground
- 2. Q7: scan output
- 3. D : signal input
- 4. Q<sub>2</sub>: transfer output
- 5. Q<sub>1</sub>: pulse output
- 6. C1: oscillator feedback input
- 7. Q<sub>3</sub>: clock pulse output
- 8. i.c.

- 9. i.c.
- 10. N : supply voltage

13.

- 11. Q<sub>4</sub> : reset output
- 21. **Q4** . 20001 output
- 12. Q<sub>5</sub> : polarity output

C2 : synchronization input

- 14. B : -V<sub>ref</sub>
- Ter
- 15. Q<sub>6</sub> : chopper output
- 16. A :  $+V_{ref}$

3

#### **FUNCTIONAL DESCRIPTION**

D Signal input

To be connected with output of an operational amplifier.

HIGH: Q6 connected to A; up/down counter counts up.

LOW: Q6 connected to B; up/down counter counts down.

Q<sub>6</sub> Chopper output

When D is HIGH, this output is connected with A.

When D is LOW, this output is connected with B.

A and B Reference inputs

Input A has to be connected with the positive reference voltage of the system and input B has to be connected with the negative reference voltage of the system.

Q7 Scan output

This output delivers a pulse for the scan input  $T_3$  of the FEJ271B. Its level is LOW during 15 clock periods and HIGH during one.

Q<sub>1</sub> Pulse output

This output delivers a number of pulses during a measuring interval directly proportional to the input voltage and can be used for driving the pulse input  $T_1$  of the FEJ271B.

Q4 Reset output

This output is HIGH during the measuring interval.

A LOW going pulse indicates the beginning of a measuring cyclus.

This LOW signal has the same duration as the HIGH signal of the clock-generator and in wed for this column as the HIGH Signal of the clock-generator and in wed for this column as the HIGH signal of the clock-generator and in wed for this column as the HIGH signal of the clock-generator and in wed for this column as the HIGH signal of the clock-generator and in wed for the clock-generator and the clock-generator

ator and is used for driving the reset input R of the FEJ271B.

During synchronization (see also  $C_2$ ) more reset pulses will come.

The last of these pulses indicates the beginning of the real measuring interval of  $4092\ \text{clock-periods}$ .

Q<sub>2</sub> Transfer output

Normally from HIGH to LOW going pulse, which indicates the end of a measuring cyclus.

Between the end of the real measuring interval and the end of the whole cyclus are a few clock periods (max. 16) for clearing the internal up/down counter. This pulse can be used for driving the transfer input  $T_2$  of the FEJ271B.

Q<sub>5</sub> Polarity output

This output drives the polarity indication.

HIGH: input voltage of the system is negative.

LOW: input voltage of the system is positive.

September 1973

### FUNCTIONAL DESCRIPTION (continued)

C<sub>1</sub> Oscillator feedback input

This input has to be connected via a capacitor of 180 pF with  $Q_3$  to obtain a clock frequency of typical 8 kHz.

C<sub>2</sub> Synchronization input

When this input is LOW the system does not start a new measuring interval untill there is a positive going slope on input D.

This results in a flickerless display of the last digit.

Blocking the whole system when applying too high input voltages can be avoided by limiting the time when  $C_2$  is LOW to approximately 1 ms.

Q<sub>3</sub> See C<sub>1</sub>.

RATINGS Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltage of all pins with respect to

pin 1 (ground) V +0, 3 to -27 V Power dissipation  $P_{tot}$  max. 275 mW Operating ambient temperature  $T_{amb}$  0 to +75  $^{o}$ C Storage temperature  $T_{stg}$  -65 to +125  $^{o}$ C


**CHARACTERISTICS** at  $V_N = -24 \pm 1, 5 \text{ V}$ ;  $T_{amb} = 0 \text{ to } +75 \, ^{o}\text{C}$  (unless otherwise specified)

	Symbol		Conditions and references
Input data Signal input (D)			
Input voltage HIGH Input voltage LOW Input resistance	V <sub>IH</sub> V <sub>IL</sub> R <sub>I</sub>	> -2  V < -10  V $> 60 \text{ k}\Omega$ $< 200 \text{ k}\Omega$	with respect to ground
Synchronization (C <sub>2</sub> ) Input voltage HIGH Input voltage LOW Input leakage current Reference inputs (A:B)	$egin{array}{c} V_{ m IH} \ V_{ m IL} \ I_{ m I} \end{array}$	> -2 V < -8 V < 1 μA	V <sub>I</sub> = -8 V
Reference voltages; pin 14 pin 16 "ON" resistance unbalance Input leakage current Input leakage current	$+V_{ref} = V_A$	$\begin{array}{l} 0 \text{ to } -9 \text{ V} \\ < 400 \ \Omega \\ < 1 \ \mu\text{A} \\ < 100 \ \text{nA}^{ 1} \text{)} \\ < 1 \ \mu\text{A} \\ < 100 \ \text{nA}^{ 1} \text{)} \end{array}$	with respect to ground $ V_A - V_B  = 4 \text{ V}$ with respect to ground $ V_B  = 4 \text{ V}$ with respect to pin 15 at $ V_B  = 4 \text{ V}$

 $<sup>^{1}</sup>$ ) At  $T_{amb} = 25$   $^{\circ}C$ 

### CHARACTERISTICS (continued)


	Symbol		Conditions and references
Output data			
$\frac{\text{Scan, reset and pulse outputs}}{(Q_7, Q_4 \text{ and } Q_1)}$			
Output voltage HIGH Output voltage LOW	$v_{ m QH} \ v_{ m QL}$	> -1,5 V < -9 V	$-1_{QH} = 100 \mu A$ $1_{QL} = 10 \mu A$
Transfer output (Q2)			
Output voltage HIGH Output voltage LOW	$v_{\mathrm{QH}} \ v_{\mathrm{QL}}$	> -1,5 V < -14 V	$ \begin{vmatrix} -I_{QH} = 100 & \mu A \\ I_{QL} = 1 & mA \end{vmatrix} $
Polarity output (Q5)			
Output current HIGH	-I <sub>QH</sub>	> 1 mA	V <sub>QH</sub> = -4 V
Output current LOW	I <sub>QL</sub>	typ. 0,1 μA < 8 μA	$V_{QL} = -8 V$
Supply data			
Supply current	-I <sub>N</sub>	typ. 5,5 mA < 10 mA	
Dynamic data			
Switching speed balance	t <sub>DA</sub> -t <sub>DB</sub>	< 650 ns	see waveform below
Oscillator			
Frequency range by external adjustment	f	1 to 20 kHz	capacitor between pins 6-7
Capacitor value for f = 8 kHz	С	typ. 180 pF	



### TYPICAL PERFORMANCE


The FEJ271B and FEY101B used in a digital voltmeter (see pages 7,8 and 9)

	without input FET's	with input FET, s	
Input sensitivity	1	_	MΩ/V
Input impedance	-	> 100	$M\!\Omega$
Sampling time	0,8	0,5	S
Settling time	1	1	S
Range (automatic polarity)	± 100	± 100	mV
Over-range	100	100	%
Accuracy (of full scale)	0,4	0, 15	%
Resolution	100	100	$\mu V$



DVM with input FET's to provide extremely high input impedance (counter part of circuit is continued on page 9)

APPLICATION INFORMATION



### INDEX OF TYPE NUMBERS

The inclusion of a type number in this publication does not necessarily imply its availability.

Type No.	Section	Type No.	Section	Type No.	Section
FCH101 FCH111 FCH121	DTL DTL DTL	FDN2 16B FDN506 FDN536A	MOS MOS MOS	GXB10131 GXB10160 GXB10161	CML CML CML
FCH131 FCH141	DT L DT L	FDR 116Z FDR 116Z1	MOS MOS	GXB10162 GXB10164	CML CML
FCH151 FCH161 FCH171 FCH181 FCH191	DTL DTL DTL DTL DTL	FDR 116Z2 FDR 126Z FDR 126Z1 FDR 131Z FDR 131Z1	MOS MOS MOS MOS MOS		
FCH201 FCH211 FCH221 FCH231 FCH281	DTL DTL DTL DTL DTL	FDR 131Z2 FDR 146Z FDR 146BZ FDR 146Z1 FDR 146BZ1	MOS MOS MOS MOS MOS		
FCH291 FCH301 FCH311 FCH321 FCJ101	DTL DTL DTL DTL DTL	FDR 146Z2 FDR 146BZ2 FDR 151Z FDR 151BZ FEJ271B	MOS MOS MOS MOS MOS		
FCJ111 FCJ121 FCJ131 FCJ141 FCJ191	DTL DTL DTL DTL DTL	FEY101B GXB10101 GXB10102 GXB10105 GXB10106	MOS CML CML CML CML		
FCJ201 FCJ211 FCJ221 FCK111 FCL101	DTL DTL DTL DTL DTL	GXB10107 GXB10109 GXB10110 GXB10111 GXB10115	CML CML CML CML CML		
FCY 101 FDN 166A FDN 196A FDN 196B FDN 216A	DT L MOS MOS MOS MOS	GXB10117 GXB10118 GXB10119 GXB10121 GXB10130	CML CML CML CML CML		

DTL = FC family

MOS = FD/FE family

TTL = FJ/GJ family

CML = GX family

1

### **MAINTENANCE TYPE LIST**

The integrated circuits listed below have become maintenance types, therefore abridged information is included in this handbook

FDN 166A

FDN 196A

FDN196B

FDN216A FDN216B

FDN506

FDN536A

April 1974 2

General	
DTL	FC family
CML	GX family
MOS	FD family
MOS	FE family
	DTL CML MOS